Renesas Analog IP provides PLLs that generate various clocks, converter IPs that convert analog and digital signals, sensor IPs that measure temperature and voltage, and analog functional parts for configuring analog front ends (AFEs).

FunctionIP NameProcess
(or Soft Macro)
StatusDocumentInquiry
Clock6.2 GHz SCCG PLLTSMC 3nmAvailable in 2025pdf_icon_for_table.pngContact
4.3GHz SSCG PLLTSMC 7nmPreliminary
(Inquiry required)
pdf_icon_for_table.png
3.2GHz SSCG PLLTSMC 12nmPreliminary
(Inquiry required)
pdf_icon_for_table.png
4.1GHz Multiplying PLLTSMC 16nmPreliminary
(Inquiry required)
pdf_icon_for_table.png
4GHz Fractional PLLTSMC 28nmPreliminary
(Inquiry required)
pdf_icon_for_table.png
1.8GHz SSCG PLL (HPC+)TSMC 28nmPreliminary
(Inquiry required)
pdf_icon_for_table.png
1.4GHz Deskew PLLTSMC 28nmPreliminary
(Inquiry required)
pdf_icon_for_table.png
1.7GHz Multiplying PLLTSMC 28nmPreliminary
(Inquiry required)
pdf_icon_for_table.png
5GHz Multiplying PLLTSMC 28nmPreliminary
(Inquiry required)
pdf_icon_for_table.png
1.8GHz SSCG PLL (HPM/HPC)TSMC 28nmPreliminary
(Inquiry required)
pdf_icon_for_table.png
1.68GHz Deskew PLLTSMC 28nmPreliminary
(Inquiry required)
pdf_icon_for_table.png
1.25GHz Multiplying PLLTSMC 40nmPreliminary
(Inquiry required)
pdf_icon_for_table.png
1.056GHz SSCG PLLTSMC 40nmPreliminary
(Inquiry required)
pdf_icon_for_table.png
Convertor2ch 12-bit R-2R DAC with buffer (3µs)TSMC 40nmPreliminary
(Inquiry required)
pdf_icon_for_table.pngContact
2ch 8-bit R-String DAC (2µA)TSMC 40nmPreliminary
(Inquiry required)
pdf_icon_for_table.png
12-bit SAR ADC (1.8V, 0.5µs)
Process: TSMC CLN28HPM/HPC
Available metallization technologies: 4X2Y2R+AP RDL
TSMC 28nmPreliminary
(Inquiry required)
pdf_icon_for_table.png
12-bit SAR ADC (1.8V, 0.5µs)
Process: TSMC CLN28HPC+
Available metallization technologies: 5X2Y2R_UT+AP RDL
TSMC 28nmPreliminary
(Inquiry required)
pdf_icon_for_table.png
12-bit SAR ADC (3V, 0.4µs)
Process: TSMC CLN40LP
Available metallization technologies: 4X2Y1Z+AP
TSMC 40nmPreliminary
(Inquiry required)
pdf_icon_for_table.png
12-bit SAR ADC (3V, 0.4µs)
Process: TSMC CLN40LP
Available metallization technologies: 4X2Z+AP
TSMC 40nmPreliminary
(Inquiry required)
pdf_icon_for_table.png
Temp. Sensor, etc.Temp. Sensor (with ADC)TSMC 28nmPreliminary
(Inquiry required)
pdf_icon_for_table.pngContact
Temp. Sensor (with analog output buffer)TSMC 28nmPreliminary
(Inquiry required)
pdf_icon_for_table.png
Temp. Sensor (with analog output buffer)TSMC 40nmPreliminary
(Inquiry required)
pdf_icon_for_table.png
Voltage Detector (3ch)TSMC 40nmPreliminary
(Inquiry required)
pdf_icon_for_table.png
High-Speed ComparatorTSMC 40nmPreliminary
(Inquiry required)
pdf_icon_for_table.png
Low Power ComparatorTSMC 40nmPreliminary
(Inquiry required)
pdf_icon_for_table.png
Op AmpTSMC 40nmPreliminary
(Inquiry required)
pdf_icon_for_table.png
Analog Switch with Gate Voltage BoosterTSMC 40nmPreliminary
(Inquiry required)
pdf_icon_for_table.png