

RX23W Group

Renesas MCUs

R01DS0342EJ0110
Rev.1.10
Mar 30, 2021

54-MHz 32-bit RX MCUs, built-in FPU, 88.56 DMIPS, up to 512-KB flash memory,
Bluetooth® 5.0, various communication functions including USB 2.0 full-speed host/function/OTG, CAN,
SD host interface, serial sound interface, capacitive touch sensing unit, 12-bit A/D converter,
12-bit D/A converter, RTC, Encryption functions

Features

■ 32-bit RXv2 CPU core

- Max. operating frequency: 54 MHz
- Capable of 88.56 DMIPS in operation at 54 MHz
- Enhanced DSP: 32-bit multiply-accumulate and 16-bit multiply-subtract instructions supported
- Built-in FPU: 32-bit single-precision floating point (compliant to IEEE754)
- Divider (fastest instruction execution takes two CPU clock cycles)
- Fast interrupt
- CISC Harvard architecture with 5-stage pipeline
- Variable-length instructions, ultra-compact code
- On-chip debugging circuit
- Memory protection unit (MPU) supported

■ Low power design and architecture

- Operation from a single 1.8-V to 3.6-V supply
- RTC capable of operating on the battery backup power supply
- Three low power consumption modes
- Low power timer (LPT) that operates during the software standby state

■ On-chip flash memory for code

- 384- to 512-Kbyte capacities
- On-board or off-board user programming
- Programmable at 1.8 V
- For instructions and operands

■ On-chip data flash memory

- 8 Kbytes (1,000,000 program/erase cycles (typ.))
- BGO (Background Operation)

■ On-chip SRAM, no wait states

- 64-Kbyte size capacities

■ Data transfer functions

- DMA: Incorporates four channels
- DTC: Four transfer modes

■ ELC

- Module operation can be initiated by event signals without using interrupts.
- Linked operation between modules is possible while the CPU is sleeping.

■ Reset and supply management

- Eight types of reset, including the power-on reset (POR)
- Low voltage detection (LVD) with voltage settings

■ Clock functions

- Main clock oscillator frequency: 1 to 20 MHz
- External clock input frequency: Up to 20 MHz
- Sub-clock oscillator frequency: 32.768 kHz
- Frequency of Bluetooth-dedicated clock oscillator: 32 MHz
- PLL circuit input: 4 MHz to 12.5 MHz
- On-chip low- and high-speed oscillators, dedicated on-chip low-speed oscillator for the IWDT
- USB-dedicated PLL circuit: 4, 6, 8, or 12 MHz
- 54 MHz can be set for the system clock and 48 MHz for the USB clock
- Generation of a dedicated 32.768-kHz clock for the RTC
- Clock frequency accuracy measurement circuit (CAC)

■ Realtime clock

- Adjustment functions (30 seconds, leap year, and error)
- Calendar count mode or binary count mode selectable
- Time capture function
- Time capture on event-signal input through external pins

■ Independent watchdog timer


- 15-kHz on-chip oscillator produces a dedicated clock signal to drive IWDT operation.

■ Useful functions for IEC60730 compliance

- Self-diagnostic and disconnection-detection assistance functions for the A/D converter, clock frequency accuracy measurement circuit, independent watchdog timer, RAM test assistance functions using the DOC, etc.

■ Capacitive touch sensing unit

- Self-capacitance method: A single pin configures a single key, supporting up to 12 keys
- Mutual capacitance method: Matrix configuration with 12 pins, supporting up to 36 keys



■ Up to 12 communication functions

- Bluetooth Low Energy (1 channel)
An RF transceiver and link layer compliant with the Bluetooth 5.0 Low Energy specification
LE 1M PHY, LE 2M PHY, LE Coded PHY (125 kbps and 500 kbps), and LE Advertising extension support
On-chip Bluetooth-dedicated AES-CCM (128-bit blocks) encryption circuit
The 83-pin LGA product has been certified as compliant with radio-related laws (in Japan, North America, and Europe).
The 83-pin LGA product includes a small PCB trace antenna.
- USB 2.0 host/function/On-The-Go (OTG) (one channel), full-speed = 12 Mbps, low-speed = 1.5 Mbps, isochronous transfer, and BC (Battery Charger) supported
- CAN (one channel) compliant to ISO11898-1:
Transfer at up to 1 Mbps
- SCI with many useful functions (up to 4 channels)
Asynchronous mode, clock synchronous mode, smart card interface
Reduction of errors in communications using the bit modulation function
- IrDA interface (one channel, in cooperation with the SCI5)
- I²C bus interface: Transfer at up to 400 kbps, capable of SMBus operation (one channel)
- RSPI (one channel): Transfer at up to 16 Mbps
- Serial sound interface (one channel)
- SD host interface (optional: one channel) SD memory/ SDIO 1-bit or 4-bit SD bus supported

■ Up to 19 extended-function timers

- 16-bit MTU: input capture, output compare, complementary PWM output, phase counting mode (five channels)
- 16-bit TPU: input capture, output compare, phase counting mode (six channels)
- 8-bit TMR (four channels)
- 16-bit compare-match timers (four channels)

■ 12-bit A/D converter

- Capable of conversion within 0.83 µs
- 14 channels
- Sampling time can be set for each channel
- Self-diagnostic function and analog input disconnection detection assistance function

■ 12-bit D/A converter

- Two channels

■ Analog comparator

- Two channels × one unit

■ General I/O ports

- 5-V tolerant, open drain, input pull-up, switching of driving capacity

■ Encryption functions (TSIP-Lite)

- Unauthorized access to the encryption engine is disabled and imposture and falsification of information are prevented
- Safe management of keys
- 128- or 256-bit key length of AES for ECB, CBC, GCM, others
- True random number generator

■ Temperature sensor

■ Operating temperature range

- -40 to +85°C

■ Applications

- 85-pin BGA, 56-pin QFN: General industrial and consumer equipment
- 83-pin LGA: Consumer equipment

1. Overview

1.1 Outline of Specifications

Table 1.1 lists the specifications, and Table 1.2 gives a comparison of the functions of the products in different packages.

Table 1.1 is for products with the greatest number of functions, so the number of peripheral modules and channels will differ in accordance with the package type. For details, see Table 1.2, Comparison of Functions for Different Packages.

Table 1.1 Outline of Specifications (1/5)

Classification	Module/Function	Description
CPU	CPU	<ul style="list-style-type: none"> • Maximum operating frequency: 54 MHz • 32-bit RX CPU (RX v2) • Minimum instruction execution time: One instruction per clock cycle • Address space: 4-Gbyte linear • Register set <ul style="list-style-type: none"> General purpose: Sixteen 32-bit registers Control: Ten 32-bit registers Accumulator: Two 72-bit registers • Basic instructions: 75 (variable-length instruction format) • Floating-point instructions: 11 • DSP instructions: 23 • Addressing modes: 10 • Data arrangement <ul style="list-style-type: none"> Instructions: Little endian Data: Selectable as little endian or big endian • On-chip 32-bit multiplier: 32-bit × 32-bit → 64-bit • On-chip divider: 32-bit ÷ 32-bit → 32 bits • Barrel shifter: 32 bits • Memory protection unit (MPU)
	FPU	<ul style="list-style-type: none"> • Single precision (32-bit) floating point • Data types and floating-point exceptions in conformance with the IEEE754 standard
Memory	ROM	<ul style="list-style-type: none"> • Capacity: 384/512 Kbytes • Up to 32 MHz: No-wait memory access • 32 to 54 MHz: Wait state required. No wait state if the instruction is served by a ROM accelerator hit. • Programming/erasing method: <ul style="list-style-type: none"> Serial programming (asynchronous serial communication/USB communication), self-programming
	RAM	<ul style="list-style-type: none"> • Capacity: 64 Kbytes • 54 MHz, no-wait memory access
	E2 DataFlash	<ul style="list-style-type: none"> • Capacity: 8 Kbytes • Number of erase/write cycles: 1,000,000 (typ)
MCU operating mode		Single-chip mode
Clock	Clock generation circuit	<ul style="list-style-type: none"> • Main clock oscillator, sub-clock oscillator, low-speed on-chip oscillator, high-speed on-chip oscillator, PLL frequency synthesizer, USB-dedicated PLL frequency synthesizer, and IWDT-dedicated on-chip oscillator, Bluetooth-dedicated clock oscillator, Bluetooth-dedicated low-speed on-chip oscillator • Oscillation stop detection: Available • Clock frequency accuracy measurement circuit (CAC) • Independent settings for the system clock (ICLK), peripheral module clock (PCLK), and FlashIF clock (FCLK) <ul style="list-style-type: none"> The CPU and system sections such as other bus masters run in synchronization with the system clock (ICLK): 54 MHz (at max.) MTU2a runs in synchronization with the PCLKA: 54 MHz (at max.) The ADCLK for the S12AD runs in synchronization with the PCLKD: 54 MHz (at max.) Peripheral modules other than MTU2a and S12ADE run in synchronization with the PCLKB: 32 MHz (at max.) The flash peripheral circuit runs in synchronization with the FCLK: 32 MHz (at max.)
Resets		RES# pin reset, power-on reset, voltage monitoring reset, watchdog timer reset, independent watchdog timer reset, and software reset
Voltage detection	Voltage detection circuit (LVDAb)	<ul style="list-style-type: none"> • When the voltage on VCC falls below the voltage detection level, an internal reset or internal interrupt is generated. Voltage detection circuit 0 is capable of selecting the detection voltage from 3 levels Voltage detection circuit 1 is capable of selecting the detection voltage from 10 levels

Table 1.1 Outline of Specifications (2/5)

Classification	Module/Function	Description
Low power consumption	Low power consumption functions	<ul style="list-style-type: none"> Module stop function Three low power consumption modes Sleep mode, deep sleep mode, and software standby mode Low power timer that operates during the software standby state
	Function for lower operating power consumption	<ul style="list-style-type: none"> Operating power control modes High-speed operating mode, middle-speed operating mode, and low-speed operating mode
Interrupt	Interrupt controller (ICUb)	<ul style="list-style-type: none"> Interrupt vectors: 148 External interrupts: 7 (NMI, IRQ0, IRQ1, IRQ4 to IRQ7 pins) Non-maskable interrupts: 6 (NMI pin, oscillation stop detection interrupt, voltage monitoring 1 interrupt, WDT interrupt, IWDT interrupt, and VBATT power monitoring interrupt) 16 levels specifiable for the order of priority
DMA	DMA controller (DMACA)	<ul style="list-style-type: none"> 4 channels Three transfer modes: Normal transfer, repeat transfer, and block transfer Activation sources: Software trigger, external interrupts, and interrupt requests from peripheral functions
	Data transfer controller (DTCa)	<ul style="list-style-type: none"> Transfer modes: Normal transfer, repeat transfer, and block transfer Activation sources: Interrupts Chain transfer function
I/O ports	General I/O ports	<ul style="list-style-type: none"> 85-pin/83-pin/56-pin I/O: 43/43/29 Input: 1/1/1 Pull-up resistors: 43/43/29 Open-drain outputs: 31/31/24 5-V tolerance: 5/5/4
Event link controller (ELC)		<ul style="list-style-type: none"> Event signals of 59 types can be directly connected to the module Operations of timer modules are selectable at event input Capable of event link operation for port B and port E
Multi-function pin controller (MPC)		Capable of selecting the input/output function from multiple pins
Timers	16-bit timer pulse unit (TPUa)	<ul style="list-style-type: none"> (16 bits × 6 channels) × 1 unit Maximum of 10 pulse-input/output possible Select from among seven or eight counter-input clock signals for each channel Supports the input capture/output compare function Output of PWM waveforms in up to 9 phases in PWM mode Support for buffered operation, phase-counting mode (two-phase encoder input) and cascade connected operation (32 bits × 2 channels) depending on the channel. Capable of generating conversion start triggers for the A/D converters Signals from the input capture pins are input via a digital filter Clock frequency measuring method
	Multi-function timer pulse unit 2 (MTU2a)	<ul style="list-style-type: none"> (16 bits × 5 channels) × 1 unit Up to 15 pulse-input/output lines are available based on the six 16-bit timer channels Select from among eight or seven counter-input clock signals for each channel (PCLK/1, PCLK/4, PCLK/16, PCLK/64, PCLK/256, PCLK/1024, MTCLKA, MTCLKB, MTCLKC, MTCLKD). Input capture function 18 output compare/input capture registers Pulse output mode Complementary PWM output mode Reset synchronous PWM mode Phase-counting mode Capable of generating conversion start triggers for the A/D converter
Port output enable 2 (POE2a)		Controls the high-impedance state of the MTU's waveform output pins
Compare match timer (CMT)		<ul style="list-style-type: none"> (16 bits × 2 channels) × 2 units Select from among four clock signals (PCLK/8, PCLK/32, PCLK/128, PCLK/512)
Watchdog timer (WDTA)		<ul style="list-style-type: none"> 14 bits × 1 channel Select from among six counter-input clock signals (PCLK/4, PCLK/64, PCLK/128, PCLK/512, PCLK/2048, PCLK/8192)

Table 1.1 Outline of Specifications (3/5)

Classification	Module/Function	Description
Timers	Independent watchdog timer (IWDTa)	<ul style="list-style-type: none"> • 14 bits × 1 channel • Count clock: Dedicated low-speed on-chip oscillator for the IWDT • Frequency divided by 1, 16, 32, 64, 128, or 256
	Realtime clock (RTCe)	<ul style="list-style-type: none"> • Clock source: Sub-clock • Time/calendar • Interrupts: Alarm interrupt, periodic interrupt, and carry interrupt • Time-capture facility for two values
	Low power timer (LPT)	<ul style="list-style-type: none"> • 16 bits × 1 channel • Clock source: Sub-clock, Dedicated low-speed on-chip oscillator for the IWDT • Frequency divided by 2, 4, 8, 16, or 32
	8-bit timer (TMR)	<ul style="list-style-type: none"> • (8 bits × 2 channels) × 2 units • Seven internal clocks (PCLK/1, PCLK/2, PCLK/8, PCLK/32, PCLK/64, PCLK/1024, and PCLK/8192) and an external clock can be selected • Pulse output and PWM output with any duty cycle are available • Two channels can be cascaded and used as a 16-bit timer
Communication functions	Serial communications interfaces (SCIg, SC Ih)	<ul style="list-style-type: none"> • 4 channels (channel 1, 5, 8: SCIg, channel 12: SC Ih) • SCIg <ul style="list-style-type: none"> • Serial communications modes: Asynchronous, clock synchronous, and smart-card interface • Multi-processor function • On-chip baud rate generator allows selection of the desired bit rate • Choice of LSB-first or MSB-first transfer • Average transfer rate clock can be input from TMR timers for SCI5, and SCI12 • Start-bit detection: Level or edge detection is selectable. • Simple I²C • Simple SPI • 9-bit transfer mode • Bit rate modulation • Event linking by the ELC (only on channel 5) • SCIh (The following functions are added to SCIg) <ul style="list-style-type: none"> • Supports the serial communications protocol, which contains the start frame and information frame • Supports the LIN format
	IrDA interface (IRDA)	<ul style="list-style-type: none"> • 1 channel (SCI5 used) • Supports encoding/decoding of waveforms conforming to IrDA standard 1.0
	I²C bus interface (RIICa)	<ul style="list-style-type: none"> • 1 channel • Communications formats: I²C bus format/SMBus format • Master mode or slave mode selectable • Supports fast mode
	Serial peripheral interface (RSP1a)	<ul style="list-style-type: none"> • 1 channel • Transfer facility <ul style="list-style-type: none"> • Using the MOSI (master out, slave in), MISO (master in, slave out), SSL (slave select), and RSPCK (RSP1 clock) enables serial transfer through SPI operation (four lines) or clock-synchronous operation (three lines) • Capable of handling serial transfer as a master or slave • Data formats • Choice of LSB-first or MSB-first transfer • The number of bits in each transfer can be changed to 8, 9, 10, 11, 12, 13, 14, 15, 16, 20, 24, or 32 bits. • 128-bit buffers for transmission and reception • Up to four frames can be transmitted or received in a single transfer operation (with each frame having up to 32 bits) • Double buffers for both transmission and reception
	USB 2.0 host/function module (USBc)	<ul style="list-style-type: none"> • USB Device Controller (UDC) and transceiver for USB 2.0 are incorporated. • Host/function module: 1 port • Compliant with USB version 2.0 • Transfer speed: Full-speed (12 Mbps), low-speed (1.5 Mbps) • OTG (ON-The-Go) is supported. • Isochronous transfer is supported. • BC1.2 (Battery Charging Specification Revision 1.2) is supported.
	CAN module (RSCAN)	<ul style="list-style-type: none"> • 1 channel • Compliance with the ISO11898-1 specification (standard frame and extended frame) • 16 Message boxes

Table 1.1 Outline of Specifications (4/5)

Classification	Module/Function	Description
Communication functions	Serial Sound Interface (SSI)	<ul style="list-style-type: none"> • 1 channel • Capable of duplex communications • Various serial audio formats supported • Master/slave function supported • Programmable word clock or bit clock generation function • 8/16/18/20/22/24/32-bit data formats supported • On-chip 8-stage FIFO for transmission/reception • Supports WS continue mode in which the SSIWS signal is not stopped.
	SD Host Interface (SDHla)	<ul style="list-style-type: none"> • 1 channel • Transfer speed: Default speed mode (8MB/s) • SD memory card interface (1 bit / 4bits SD bus) • MMC, eMMC Backward-compatible are supported. • SD Specifications <ul style="list-style-type: none"> Part 1: Compliant with Physical Layer Specification Ver.3.01 (Not support DDR) Part E1: SDIO Specification Ver. 3.00 • Error check function: CRC7 (command), CRC16 (data) • Interrupt Source: Card access interrupt, SDIO access interrupt, Card detection interrupt, SD buffer access interrupt • DMA transfer sources: SD_BUFS write, SD_BUFS read • Card detection, Write protection
	Bluetooth low energy (BLE)	<ul style="list-style-type: none"> • On-chip RF transceiver and link layer compliant with the Bluetooth 5.0 Low Energy specification • Bit rates: 1 Mbps, 2 Mbps, 500 kbps, and 125 kbps • LE Advertising extension support • Includes an RF transceiver power supply (selectable as a DC-to-DC converter or linear regulator) • On-chip matching circuit to help reduce the number of external parts • Transmission power: +4 dBm support • Small PCB trace antenna • Certified as compliant with radio-related laws • Bluetooth-dedicated clock oscillator
Encryption functions		<ul style="list-style-type: none"> • Access management circuit • Encryption engine <ul style="list-style-type: none"> 128- or 256-bit key sizes of AES Block cipher mode of operation: GCM, ECB, CBC, CMAC, XTS, CTR, GCTR • Hash function • True random number generator • Prevention from illicit copying of a key
12-bit A/D converter (S12ADE)		<ul style="list-style-type: none"> • 12 bits (14 channels × 1 unit) • 12-bit resolution • Minimum conversion time: 0.83 µs per channel when the ADCLK is operating at 54 MHz • Operating modes <ul style="list-style-type: none"> Scan mode (single scan mode, continuous scan mode, and group scan mode) Group A priority control (only for group scan mode) • Sampling variable <ul style="list-style-type: none"> Sampling time can be set up for each channel. • Self-diagnostic function • Double trigger mode (A/D conversion data duplicated) • Detection of analog input disconnection • A/D conversion start conditions <ul style="list-style-type: none"> A software trigger, a trigger from a timer (MTU, TPU), an external trigger signal, or ELC • Event linking by the ELC
Temperature sensor (TEMPSA)		<ul style="list-style-type: none"> • 1 channel • The voltage output from the temperature sensor is converted into a digital value by the 12-bit A/D converter.
12-bit D/A converter (R12DAA)		<ul style="list-style-type: none"> • 2 channels • 12-bit resolution • Output voltage: 0.4 to AVCC0-0.5V
CRC calculator (CRC)		<ul style="list-style-type: none"> • CRC code generation for arbitrary amounts of data in 8-bit units • Select any of three generating polynomials: <ul style="list-style-type: none"> $X^8 + X^2 + X + 1$, $X^{16} + X^2 + 1$, or $X^{16} + X^{12} + X^5 + 1$ • Generation of CRC codes for use with LSB-first or MSB-first communications is selectable.
Comparator B (CMPBa)		<ul style="list-style-type: none"> • 2 channels × 1 unit • Function to compare the reference voltage and the analog input voltage • Window comparator operation or standard comparator operation is selectable
Capacitive touch sensing unit (CTSU)		Detection pin: 12 channels
Data operation circuit (DOC)		Comparison, addition, and subtraction of 16-bit data
Power supply voltages/Operating frequencies		VCC = 1.8 to 2.4 V: 8 MHz, VCC = 2.4 to 2.7 V: 16 MHz, VCC = 2.7 to 3.6 V: 54 MHz
Operating temperature range		D version: -40 to +85°C

Table 1.1 Outline of Specifications (5/5)

Classification	Module/Function	Description
Packages		85-pin BGA (PTBG0085KB-A) 5.5 × 5.5 mm, 0.5 mm pitch 83-pin LGA (PTLG0083KA-A) 6.1 × 9.5 mm, 0.5 mm pitch 56-pin QFN (PVQN0056LA-A) 7 × 7 mm, 0.4 mm pitch
Debugging interfaces		FINE interface

Table 1.2 Comparison of Functions for Different Packages

Module/Functions		RX23W Group		
		56 Pins	83 Pins	85 Pins
External bus	External bus	Not supported		
Interrupts	External interrupts	NMI, IRQ0, IRQ1, IRQ4 to IRQ7		
DMA	DMA controller	4 channels (DMAC0 to DMAC3)		
	Data transfer controller	Available		
Timers	16-bit timer pulse unit	5 channels (TPU0 to TPU3, TPU5)	6 channels (TPU0 to TPU5)	
	Multi-function timer pulse unit 2	5 channels (MTU0 to MTU4)		
	Port output enable 2	POE0#, POE8#	POE0#, POE1#, POE3#, POE8#	
	8-bit timer	2 channels × 2 units		
	Compare match timer	2 channels × 2 units		
	Low power timer	1 channel		
	Realtime clock	Available		
	Watchdog timer	Available		
	Independent watchdog timer	Available		
Communication functions	Serial communications interfaces (SCIg)	3 channels (SCI1, 5, 8)		
	IrDA interface	1 channel (SCI5)		
	Serial communications interfaces (SCIh)	Not supported	1 channel (SCI12)	
	I ² C bus interface	1 channel		
	CAN module	1 channel		
	Serial peripheral interface	1 channel		
	USB 2.0 host/function module	1 channel		
	Serial sound interface	1 channel		
	SD Host Interface	Not supported	1 channel	
Bluetooth low energy		An RF transceiver and link layer compliant with Bluetooth 5.0 low energy specification		
Capacitive touch sensing unit		9 channels	12 channels	
12-bit A/D converter (including high-precision channels)		8 channels (4 channels)	14 channels (8 channels)	
Temperature sensor		Available		
D/A converter		1 channel	2 channels	
CRC calculator		Available		
Event link controller		Available		
Comparator B		2 channels		
RF transceiver power supply		DC-to-DC converter and linear regulator are selectable	Linear regulator	DC-to-DC converter and linear regulator are selectable
Small PCB trace antenna		Not supported	Included	Not supported
Dedicated crystal for the bluetooth 32 MHz		Not supported	Included	Not supported
Certificates of compliance with radio-related laws (technical standards, FCC, ISED, and CE)		—	Confirmed	—
Packages		56-pin QFN	83-pin LGA	85-pin BGA

1.2 List of Products

Table 1.3 is a list of products, and Figure 1.1 shows how to read the product part no., memory capacity, and package type.

Table 1.3 List of Products: D Version ($T_a = -40$ to $+85^\circ\text{C}$)

Group	Part No.	Order Part No.	Package	ROM Capacity	RAM Capacity	E2 DataFlash	Operating Frequency	Security Function	Antenna	Operating Temperature
RX23W	R5F523W8ADBL	R5F523W8ADBL#20	PTBG0085KB-A	512 Kbytes 384 Kbytes	64 Kbytes 384 Kbytes	8 Kbytes 8 Kbytes	54 MHz	Not available	Not included	-40 to $+85^\circ\text{C}$
	R5F523W8CDLN	R5F523W8CDLN#U0	PTLG0083KA-A					Not available	Included	
	R5F523W8ADNG	R5F523W8ADNG#30	PVQN0056LA-A					Not available	Not included	
	R5F523W8BDBL	R5F523W8BDBL#20	PTBG0085KB-A					Available	Not included	
	R5F523W8DDLN	R5F523W8DDLN#U0	PTLG0083KA-A					Available	Included	
	R5F523W8BDNG	R5F523W8BDNG#30	PVQN0056LA-A					Available	Not included	
	R5F523W7ADBL	R5F523W7ADBL#20	PTBG0085KB-A					Not available	Not included	
	R5F523W7ADNG	R5F523W7ADNG#30	PVQN0056LA-A					Not available	Not included	
	R5F523W7BDBL	R5F523W7BDBL#20	PTBG0085KB-A					Available	Not included	
	R5F523W7BDNG	R5F523W7BDNG#30	PVQN0056LA-A					Available	Not included	




Figure 1.1 How to Read the Product Part Number

1.3 Block Diagram

Figure 1.2 shows a block diagram for the 85-pin BGA or 56-pin QFN product.




Figure 1.2 Block Diagram (85-Pin BGA, 56-Pin QFN)

Figure 1.3 shows a block diagram for the 83-pin LGA product.




Figure 1.3 Block Diagram (83-Pin LGA)

1.4 Pin Functions

Table 1.4 lists the pin functions.

Table 1.4 Pin Functions (1/4)

Classifications	Pin Name	I/O	Description
Power supply	VCC	Input	Power supply pin. Connect it to the system power supply.
	VCL	—	Connect this pin to the VSS pin via a 4.7 μ F smoothing capacitor used to stabilize the internal power supply. Place the capacitor close to the pin.
	VSS	Input	Ground pin. Connect it to the system power supply (0 V).
	VBATT	Input	Backup power pin
Clock	XTAL	Output	Pins for connecting a crystal. An external clock can be input through the EXTAL pin.
	EXTAL	Input	—
	XCIN	Input	Input/output pins for the sub-clock oscillator. Connect a crystal between XCIN and XCOUT.
	XCOUT	Output	—
	CLKOUT_RF	Output	Bluetooth-dedicated clock output pin for output of a 1-, 2-, or 4-MHz signal
	XTAL1_RF	Input	Pins for connecting the Bluetooth-dedicated clock oscillator. Connect a 32-MHz oscillator to these pins. The 83-pin LGA product includes a 32-MHz crystal resonator. XTAL1_RF and XTAL2_R should thus be externally connected to each other.
	XTAL2_RF	Output	—
	CLKOUT	Output	Clock output pin.
Operating mode control	MD	Input	Pin for setting the operating mode. The signal levels on this pin must not be changed during operation.
	UB	Input	Pin used for boot mode (USB interface).
	UPSEL	Input	Pin used for boot mode (USB interface).
System control	RES#	Input	Reset pin. This MCU enters the reset state when this signal goes low.
CAC	CACREF	Input	Input pin for the clock frequency accuracy measurement circuit.
On-chip emulator	FINED	I/O	FINE interface pin.
Interrupts	NMI	Input	Non-maskable interrupt request pin.
	IRQ0, IRQ1, IRQ4 to IRQ7	Input	Interrupt request pins.
16-bit timer pulse unit	TIOCB0	I/O	The TGRB0 inputs capture input/output compare output/PWM output pins.
	TIOCB1	I/O	The TGRB1 inputs capture input/output compare output/PWM output pins.
	TIOCB2	I/O	The TGRB2 inputs capture input/output compare output/PWM output pins.
	TIOCA3, TIOCB3, TIOCC3, TIOCD3	I/O	The TGRA3 to TGRD3 input capture input/output compare output/PWM output pins.
	TIOCA4, TIOCB4	I/O	The TGRA4 and TGRB4 input capture input/output compare output/PWM output pins.
	TIOCB5	I/O	The TGRB5 inputs capture input/output compare output/PWM output pins.
	TCLKA, TCLKB, TCLKC, TCLKD	Input	Input pins for external clock signals.
	MTIOC0A, MTIOC0B, MTIOC0C	I/O	The TGRA0 to TGRC0 input capture input/output compare output/PWM output pins.
Multi-function timer pulse unit 2	MTIOC1A, MTIOC1B	I/O	The TGRA1 and TGRB1 input capture input/output compare output/PWM output pins.
	MTIOC2A, MTIOC2B	I/O	The TGRA2 and TGRB2 input capture input/output compare output/PWM output pins.
	MTIOC3A, MTIOC3B, MTIOC3C, MTIOC3D	I/O	The TGRA3 to TGRD3 input capture input/output compare output/PWM output pins.
	MTIOC4A, MTIOC4B, MTIOC4C, MTIOC4D	I/O	The TGRA4 to TGRD4 input capture input/output compare output/PWM output pins.
	MTCLKA, MTCLKB, MTCLKC, MTCLKD	Input	Input pins for the external clock.

Table 1.4 Pin Functions (2/4)

Classifications	Pin Name	I/O	Description
Port output enable 2	POE0#, POE1#, POE3#, POE8#	Input	Input pins for request signals to place the MTU pins in the high impedance state.
Realtime clock	RTCOUT	Output	Output pin for the 1-Hz/64-Hz clock.
	RTCIC0, RTCIC1	Input	Time capture event input pins.
8-bit timer	TMO0 to TMO2	Output	Compare match output pins.
	TMCI0 to TMCI3	Input	Input pins for the external clock to be input to the counter.
	TMRI1 to TMRI3	Input	Counter reset input pins.
Serial communications interface (SCIg)	• Asynchronous mode/clock synchronous mode		
	SCK1, SCK5, SCK8	I/O	Input/output pins for the clock.
	RXD1, RXD5, RXD8	Input	Input pins for received data.
	TXD1, TXD5, TXD8	Output	Output pins for transmitted data.
	CTS1#, CTS5#, CTS8#	Input	Input pins for controlling the start of transmission and reception.
	RTS1#, RTS5#, RTS8#	Output	Output pins for controlling the start of transmission and reception.
	• Simple I ² C mode		
	SSCL1, SSCL5, SSCL8	I/O	Input/output pins for the I ² C clock.
	SSDA1, SSDA5, SSDA8	I/O	Input/output pins for the I ² C data.
	• Simple SPI mode		
IrDA interface	SCK1, SCK5, SCK8	I/O	Input/output pins for the clock.
	SMISO1, SMISO5, SMISO8	I/O	Input/output pins for slave transmit data.
	SMOSI1, SMOSI5, SMOSI8	I/O	Input/output pins for master transmit data.
	SS1#, SS5#, SS8#	Input	Slave-select input pins.
	IRTXD5	Output	Data output pin in the IrDA format.
	IRRXD5	Input	Data input pin in the IrDA format.
Serial communications interface (SCIh)	• Asynchronous mode/clock synchronous mode		
	SCK12	I/O	Input/output pin for the clock.
	RXD12	Input	Input pin for receiving data.
	TXD12	Output	Output pin for transmitting data.
	CTS12#	Input	Input pin for controlling the start of transmission and reception.
	RTS12#	Output	Output pin for controlling the start of transmission and reception.
	• Simple I ² C mode		
	SSCL12	I/O	Input/output pin for the I ² C clock.
	SSDA12	I/O	Input/output pin for the I ² C data.
	• Simple SPI mode		
I ² C bus interface	SCK12	I/O	Input/output pin for the clock.
	SMISO12	I/O	Input/output pin for slave transmit data.
	SMOSI12	I/O	Input/output pin for master transmit data.
	SS12#	Input	Slave-select input pin.
	• Extended serial mode		
	RDXD12	Input	Input pin for data reception by SCIh.
	TXDX12	Output	Output pin for data transmission by SCIh.
	SIOX12	I/O	Input/output pin for data reception or transmission by SCIh.
	SCL	I/O	Input/output pin for I ² C bus interface clocks. Bus can be directly driven by the N-channel open drain output.
	SDA	I/O	Input/output pin for I ² C bus interface data. Bus can be directly driven by the N-channel open drain output.

Table 1.4 Pin Functions (3/4)

Classifications	Pin Name	I/O	Description
Serial peripheral interface	RSPCKA	I/O	Input/output pin for the RSPI clock.
	MOSIA	I/O	Input/output pin for transmitting data from the RSPI master.
	MISOA	I/O	Input/output pin for transmitting data from the RSPI slave.
	SSLA0	I/O	Input/output pin to select the slave for the RSPI.
	SSLA1, SSLA3	Output	Output pins to select the slave for the RSPI.
Serial sound interface	SSISCK0	I/O	SSI serial bit clock pin.
	SSIWS0	I/O	Word selection pin.
	SSITXD0	Output	Serial data output pin.
	SSIRXD0	Input	Serial data input pin.
	AUDIO_MCLK	Input	Master clock pin for audio.
CAN module	CRXD0	Input	Input pin
	CTXD0	Output	Output pin
SD host interface	SDHI_CLK	Output	SD clock output pin
	SDHI_CMD	I/O	SD command output, response input signal pin
	SDHI_D3 to SDHI_D0	I/O	SD data bus pins
	SDHI_CD	Input	SD card detection pin
	SDHI_WP	Input	SD write-protect signal
USB 2.0 host/ function module	VCC_USB	Input	Power supply pin for USB. Connect this pin to VCC or connect this pin to VSS via a 0.33 μ F smoothing capacitor for stabilizing the internal power supply.
	VSS_USB	Input	Ground pin for USB. Connect this pin to VSS.
	USB0_DP	I/O	D+ I/O pin of the USB on-chip transceiver.
	USB0_DM	I/O	D- I/O pin of the USB on-chip transceiver.
	USB0_VBUS	Input	USB cable connection monitor pin.
	USB0_EXICEN	Output	Low-power control signal for the OTG chip.
	USB0_VBUSEN	Output	VBUS (5 V) supply enable signal for the OTG chip.
	USB0_OVRCURA, USB0_OVRCURB	Input	External overcurrent detection pins.
	USB0_ID	Input	Mini-AB connector ID input pin during operation in OTG mode.
12-bit A/D converter	AN000 to AN007, AN016 to AN020, AN027	Input	Input pins for the analog signals to be processed by the A/D converter.
	ADTRG0#	Input	Input pin for the external trigger signal that start the A/D conversion.
12-bit D/A converter	DA0, DA1	Output	Analog output pins of the D/A converter.
Comparator B	CMPB2, CMPB3	Input	Input pin for the analog signal to be processed by comparator B.
	CVREFB2, CVREFB3	Input	Analog reference voltage supply pin for comparator B.
	CMPOB2, CMPOB3	Output	Output pin for comparator B.
CTSU	TS2 to TS4, TS7, TS8, TS12, TS13, TS22, TS23, TS27, TS30, TS35	Output	Electrostatic capacitance measurement pins (touch pins).
	TSCAP	Output	LPF connection pin.
Analog power supply	AVCC0	Input	Analog voltage supply pin for the 12-bit A/D converter and D/A converter. Connect this pin to VCC when not using the 12-bit A/D converter and D/A converter.
	AVSS0	Input	Analog ground pin for the 12-bit A/D converter and D/A converter. Connect this pin to VSS when not using the 12-bit A/D converter and D/A converter.
	VREFH0	Input	Analog reference voltage supply pin for the 12-bit A/D converter.
	VREFL0	Input	Analog reference ground pin for the 12-bit A/D converter.

Table 1.4 Pin Functions (4/4)

Classifications	Pin Name	I/O	Description
I/O ports	P03, P05, P07	I/O	3-bit input/output pins.
	P14 to P17	I/O	4-bit input/output pins.
	P21, P22, P25 to P27	I/O	5-bit input/output pins.
	P30, P31, P35 to P37	I/O	5-bit input/output pins (P35 input pin).
	P40 to P47	I/O	8-bit input/output pins.
	PB0, PB1, PB3, PB5, PB7	I/O	5-bit input/output pins.
	PC0, PC2 to PC7	I/O	7-bit input/output pins.
	PD3	I/O	1-bit input/output pins.
	PE0 to PE4	I/O	5-bit input/output pins.
	PJ3	I/O	1-bit input/output pin.
Bluetooth low energy	ANT	I/O	RF single I/O pin for RF transceiver Set the impedance of the signal line to 50 Ω.
	INT_ANT	I/O	Internal antenna connection pin Externally connect this pin to the ANT pin.
	DCLOUT	Output	RF transceiver power-supply output pin
	DCLIN_A, DCLIN_D	Input	RF transceiver power-supply output connection pin In the case of an 83-pin LGA product, these pins should be externally connected to the DCLOUT pin.
	VCC_RF	Input	RF transceiver power supply pin
	AVCC_RF	Input	RF transceiver power supply pin
	VSS_RF	Input	RF transceiver ground pin

1.5 Pin Assignments

1.5.1 85-Pin BGA




Figure 1.4 Pin Assignments of the 85-Pin BGA

1.5.2 83-Pin LGA





Figure 1.5 Pin Assignments of the 83-Pin LGA

1.5.3 56-Pin QFN

**Figure 1.6 Pin Assignments of the 56-Pin QFN**

1.6 List of Pins and Pin Functions

1.6.1 85-Pin BGA

Table 1.5 List of Pins and Pin Functions (85-Pin BGA) (1/2)

Pin No.	Power Supply, Clock, System Control	I/O Port	Timers (MTU, TPU, TMR, RTC, CMT, POE, CAC)	Communications (SCI, RSPI, I2C, RSCAN, USB, SSI)	Memory Interface (SDHI)	Touch sensing	Others
A1		P25	MTIOC4C/MTCLKB/TIOCA4			TS4	ADTRG0#
A2		P30	MTIOC4B/TMRI3/POE8#/RTCIC0	RXD1/SMISO1/SSCL1/AUDIO_MCLK			IRQ0/CMPOB3
A3	VCC						
A4	EXTAL	P36					
A5	VSS						
A6	XTAL	P37					
A7	XCOUT						
A8	XCIN						
A9	VCL						
A10	AVSS0						
B1		P17	MTIOC3A/MTIOC3B/TMO1/POE8#/TIOCB0/TCLKD	SCK1/MISOA/SDA/SSITXD0			IRQ7/CMPOB2
B2		P26	MTIOC2A/TMO1	TXD1/SMOSI1/SSDA1/SSIRXD0/USB0_VBUSEN		TS3	CMPB3
B3		P27	MTIOC2B/TMC13	SCK1/SSIWS0		TS2	CVREFB3
B4		P31	MTIOC4D/TMC12/RTCIC1	CTS1#/RTS1#/SS1#/SSISCK0			IRQ1
B5	UPSEL	P35					NMI
B6	RES#						
B7	MD						FINED
B8		P03					DA0
B9		P05					DA1
B10	AVCC0						
C1		P14	MTIOC3A/MTCLKA/TMRI2/TIOCB5/TCLKA	CTS1#/RTS1#/SS1#/CTXD0/USB0_OVRCURA		TS13	IRQ4/CVREFB2
C2		P15	MTIOC0B/MTCLKB/TMC12/TIOCB2/TCLKB	RXD1/SMISO1/SSCL1/CRXD0		TS12	IRQ5/CMPB2
C3		P16	MTIOC3C/MTIOC3D/TMO2/TIOCB1/TCLKC/RTCOUT	TXD1/SMOSI1/SSDA1/MOSIA/SCL/USB0_VBUS/USB0_VBUSEN/USB0_OVRCURB			IRQ6/ADTRG0#
C4		P22	MTIOC3B/MTCLKC/TMO0/TIOCC3	USB0_OVRCURB/AUDIO_MCLK		TS7	
C5	VBATT						
C6		PJ3	MTIOC3C				
C7		P07					ADTRG0#
C8		P41					AN001
C9		P40					AN000
C10	VREFH0						
D1				USB0_DM			
D2	VCC_USB						
D3		P21	MTIOC1B/TMC10/TIOCA3	USB0_EXICEN/SSIWS0		TS8	
D4	VSS_RF						
D8		P42					AN002
D9		P43					AN003
D10	VREFL0						
E1				USB0_DP			
E2	VSS_USB						
E3	VSS_RF						
E8		P46					AN006
E9		P45					AN005
E10		P44					AN004
F1	UB	PC7	MTIOC3A/MTCLKB/TMO2	TXD8/SMOSI8/SSDA8/MISOA			CACREF

Table 1.5 List of Pins and Pin Functions (85-Pin BGA) (2/2)

Pin No.	Power Supply, Clock, System Control	I/O Port	Timers (MTU, TPU, TMR, RTC, CMT, POE, CAC)	Communications (SCI, RSPI, RIIC, RSCAN, USB, SSI)	Memory Interface (SDHI)	Touch sensing	Others
F2		PC6	MTIOC3C/MTCLKA/TMCI2	RXD8/SMISO8/SSCL8/MOSIA/USB0_EXICEN		TS22	
F3	VSS_RF						
F8	VSS_RF						
F9		PD3	POE8#				AN027
F10		P47					AN007/CLKOUT_RF
G1		PC4	MTIOC3D/MTCLKC/TMCI1/POE0#	CTS8#/RTS8#/SS8#/SSLA0/SCK5	SDHI_D1	TSCAP	
G2		PC5	MTIOC3B/MTCLKD/TMRI2	SCK8/RSPCKA/USB0_ID		TS23	
G3	VSS_RF						
G8	VSS_RF						
G9		PE0		SCK12			AN016
G10	DCLIN_A						
H1		PC3	MTIOC4D/TCLKB	TXD5/SMOSI5/SSDA5/IRTXD5	SDHI_D0	TS27	
H2		PC2	MTIOC4B/TCLKA	RXD5/SMISO5/SSCL5/SSLA3/IRRXD5	SDHI_D3	TS30	
H3	VSS_RF						
H4		PB3	MTIOC0A/MTIOC4A/TMO0/POE3#/TIOCD3/TCLKD		SDHI_WP		
H5	VSS_RF						
H6	VSS_RF						
H7	VSS_RF						
H8		PE3	MTIOC4B/POE8#	CTS12#/RTS12#/SS12#/AUDIO_MCLK			AN019/CLKOUT
H9		PE2	MTIOC4A	RXD12/RDXD12/SMISO12/SSCL12			IRQ7/AN018
H10	DCLIN_D						
J1		PC0	MTIOC3C/TCLKC	CTS5#/RTS5#/SS5#/SSLA1		TS35	
J2	VSS_RF						
J3		PB7	MTIOC3B/TIOCB5		SDHI_D2		
J4		PB5	MTIOC2A/MTIOC1B/TMRI1/POE1#/TIOCB4	USB0_VBUS	SDHI_CD		
J5		PB1	MTIOC0C/MTIOC4C/TMCI0/TIOCB3		SDHI_CLK		IRQ4
J6		PB0	TIOCA3	RSPCKA	SDHI_CMD		
J7	VSS_RF						
J8		PE4	MTIOC4D/MTIOC1A				AN020/CLKOUT
J9		PE1	MTIOC4C	TXD12/TDXD12/SIOX12/SMOSI12/SSDA12			AN017
J10	VCC_RF						
K1	VSS_RF						
K2							ANT
K3	VSS_RF						
K4	VCC						
K5	VSS						
K6	XTAL2_RF						
K7	XTAL1_RF						
K8	AVCC_RF						
K9	DCLOUD						
K10	VSS_RF						

1.6.2 83-Pin LGA

Table 1.6 List of Pins and Pin Functions (83-Pin LGA) (1/2)

Pin No.	Power Supply, Clock, System Control	I/O Port	Timers (MTU, TPU, TMR, RTC, CMT, POE, CAC)	Communications (SCI, RSPI, RIIC, RSCAN, USB, SSI)	Memory Interface (SDHI)	Touch sensing	Others
1		P22	MTIOC3B/MTCLKC/TMO0/TIOCC3	USB0_OVRCURB/AUDIO_MCLK		TS7	
2		P21	MTIOC1B/TMC10/TIOCA3	USB0_EXICEN/SSIWS0		TS8	
3	VCC_USB						
4				USB0_DM			
5				USB0_DP			
6	VSS_USB						
7		PC5	MTIOC3B/MTCLKD/TMRI2	SCK8/RSPCKA/USB0_ID		TS23	
8		PC3	MTIOC4D/TCLKB	TXD5/SMOSI5/SSDA5/IRTXD5	SDHI_D0	TS27	
9	VSS_RF						
10							ANT
11							INT_ANT
12	VSS_RF						
13	VSS_RF						
14	VSS_RF						
15	VSS_RF						
16	VSS_RF						
17	VSS_RF						
18	VSS_RF						
19	VSS_RF						
20	VSS_RF						
21		PE1	MTIOC4C	TXD12/TXDX12/SIOX12/SMOSI12/SSDA12			AN017
22		PE0		SCK12			AN016
23		P45					AN005
24		P47					AN007/CLKOUT_RF
25		P43					AN003
26	VREFL0						
27	VREFH0						
28	AVCC0						
29	AVSS0						
30	VSS						
31	VCC						
32		P03					DA0
33	VCL						
34	MD						FINED
35	XCIN						
36	XCOUP						
37	XTAL	P37					
38	EXTAL	P36					
39	VBATT						
40		P25	MTIOC4C/MTCLKB/TIOCA4			TS4	ADTRG0#
41		P16	MTIOC3C/MTIOC3D/TMO2/TIOCB1/TCLKC/RTCCOUT	TXD1/SMOSI1/SSDA1/MOSIA/SCL/USB0_VBUS/USB0_VBUSEN/USB0_OVRCURB			IRQ6/ADTRG0#
42		P15	MTIOC0B/MTCLKB/TMC12/TIOCB2/TCLKB	RXD1/SMISO1/SSCL1/CRXDO		TS12	IRQ5/CMPB2
43		P14	MTIOC3A/MTCLKA/TMRI2/TIOCB5/TCLKA	CTS1#/RTS1#/SS1#/CTXD0/USB0_OVRCURA		TS13	IRQ4/CVREFB2
44	UB	PC7	MTIOC3A/MTCLKB/TMO2	TXD8/SMOSI8/SSDA8/MISOA			CACREF
45		PC6	MTIOC3C/MTCLKA/TMC12	RXD8/SMISO8/SSCL8/MOSIA/USB0_EXICEN		TS22	
46		PC4	MTIOC3D/MTCLKC/TMC11/POE0#	CTS8#/RTS8#/SS8#/SSLA0/SCK5	SDHI_D1	TSCAP	

Table 1.6 List of Pins and Pin Functions (83-Pin LGA) (2/2)

Pin No.	Power Supply, Clock, System Control	I/O Port	Timers (MTU, TPU, TMR, RTC, CMT, POE, CAC)	Communications (SCI, RSPI, I2C, RSCAN, USB, SSI)	Memory Interface (SDHI)	Touch sensing	Others
47		PC0	MTIOC3C/TCLKC	CTS5#/RTS5#/SS5#/SSLA1		TS35	
48		PC2	MTIOC4B/TCLKA	RXD5/SMISO5/SSCL5/SSLA3/IRRXD5	SDHI_D3	TS30	
49		PB7	MTIOC3B/TIOCB5		SDHI_D2		
50		PB5	MTIOC2A/MTIOC1B/TMRI1/POE1#/TIOCB4	USB0_VBUS	SDHI_CD		
51		PB3	MTIOC0A/MTIOC4A/TMO0/POE3#/TIOCD3/TCLKD		SDHI_WP		
52		PB1	MTIOC0C/MTIOC4C/TMC10/TIOCB3		SDHI_CLK		IRQ4
53		PB0	TIOCA3	RSPCKA	SDHI_CMD		
54		PE4	MTIOC4D/MTIOC1A				AN020/CLKOUT
55		PE3	MTIOC4B/POE8#	CTS12#/RTS12#/SS12#/AUDIO_MCLK			AN019/CLKOUT
56		PE2	MTIOC4A	RXD12/RDXD12/SMISO12/SSCL12			IRQ7/AN018
57		PD3	POE8#				AN027
58		P46					AN006
59		P44					AN004
60		P42					AN002
61		P41					AN001
62		P40					AN000
63		P07					ADTRG0#
64		P05					DA1
65		PJ3	MTIOC3C				
66	RES#						
67	UPSEL	P35					NMI
68		P31	MTIOC4D/TMC12/RTCIC1	CTS1#/RTS1#/SS1#/SSISCK0			IRQ1
69		P30	MTIOC4B/TMRI3/POE8#/RTCIC0	RXD1/SMISO1/SSCL1/AUDIO_MCLK			IRQ0/CMPOB3
70		P27	MTIOC2B/TMC13	SCK1/SSIWS0		TS2	CVREFB3
71		P26	MTIOC2A/TMO1	TXD1/SMOSI1/SSDA1/SSIRXD0/USB0_VBUSEN		TS3	CMPB3
72		P17	MTIOC3A/MTIOC3B/TMO1/POE8#/TIOCB0/TCLKD	SCK1/MISOA/SDA/SSITXD0			IRQ7/CMPOB2
73	VSS_RF						
74	XTAL1_RF						
75	XTAL2_RF						
76	DCLOUT						
77	DCLIN_D						
78	DCLIN_A						
79	VSS_RF						
80	VSS_RF						
81	VSS_RF						
82	VSS_RF						
83	VSS_RF						

1.6.3 56-Pin QFN

Table 1.7 List of Pins and Pin Functions (56-Pin QFN) (1/2)

Pin No.	Power Supply, Clock, System Control	I/O Port	Timers (MTU, TPU, TMR, RTC, CMT, POE, CAC)	Communications (SCI, RSPI, RIIC, RSCAN, USB, SSI)	Touch sensing	Others
1	VCL					
2	MD					FINED
3	XCIN					
4	XCOOUT					
5	RES#					
6	XTAL	P37				
7	VSS					
8	EXTAL	P36				
9	VCC					
10	UPSEL	P35				NMI
11		P31	MTIOC4D/TMCI2/RTCIC1	CTS1#/RTS1#/SS1#/SSISCK0		IRQ1
12		P30	MTIOC4B/TMRI3/POE8#/RTCIC0	RXD1/SMISO1/SSCL1/AUDIO_MCLK		IRQ0/CMPOB3
13		P27	MTIOC2B/TMCI3	SCK1/SSIWS0	TS2	CVREFB3
14		P26	MTIOC2A/TMO1	TXD1/SMOS1/SSDA1/SSIRXD0/USB0_VBUSEN	TS3	CMPB3
15		P17	MTIOC3A/MTIOC3B/TMO1/POE8#/TIOCB0/TCLKD	SCK1/MISOA/SDA/SSITXD0		IRQ7/CMPOB2
16		P16	MTIOC3C/MTIOC3D/TMO2/TIOCB1/TCLKC/RTCOOUT	TXD1/SMOS1/SSDA1/MOSIA/SCL/USB0_VBUS/USB0_VBUSEN/USB0_OVRCURB		IRQ6/ADTRG0#
17		P15	MTIOC0B/MTCLKB/TMCI2/TIOCB2/TCLKB	RXD1/SMISO1/SSCL1/CRXD0	TS12	IRQ5/CMPB2
18		P14	MTIOC3A/MTCLKA/TMRI2/TIOCB5/TCLKA	CTS1#/RTS1#/SS1#/CTXD0/USB0_OVRCURA	TS13	IRQ4/CVREFB2
19	VCC_USB					
20				USB0_DM		
21				USB0_DP		
22	VSS_USB					
23	UB	PC7	MTIOC3A/MTCLKB/TMO2	TXD8/SMOS18/SSDA8/MISOA		CACREF
24		PC6	MTIOC3C/MTCLKA/TMCI2	RXD8/SMISO8/SSCL8/MOSIA/USB0_EXICEN	TS22	
25		PC5	MTIOC3B/MTCLKD/TMRI2	SCK8/RSPCKA/USB0_ID	TS23	
26		PC4	MTIOC3D/MTCLKC/TMCI1/POE0#	CTS8#/RTS8#/SS8#/SSLA0/SCK5	TSCAP	
27		PC3	MTIOC4D/TCLKB	TXD5/SMOS15/SSDA5/IRTXD5	TS27	
28	VSS_RF					
29		PC2	MTIOC4B/TCLKA	RXD5/SMISO5/SSCL5/SSLA3/IRRXD5	TS30	
30		PC0	MTIOC3C/TCLKC	CTS5#/RTS5#/SS5#/SSLA1	TS35	
31		PB7	MTIOC3B/TIOCB5			
32						ANT
33		PB1	MTIOC0C/MTIOC4C/TMCI0/TIOCB3			IRQ4
34	VCC					
35		PB0	TIOCA3	RSPCKA		
36	VSS					
37	XTAL2_RF					
38	XTAL1_RF					
39	AVCC_RF					
40	DCLOUT					
41		PE4	MTIOC4D/MTIOC1A			AN020/CLKOUT
42		PE3	MTIOC4B/POE8#	AUDIO_MCLK		AN019/CLKOUT
43		PE2	MTIOC4A			IRQ7/AN018
44	VCC_RF					
45	DCLIN_D					
46	DCLIN_A					
47		PD3	POE8#			AN027

Table 1.7 List of Pins and Pin Functions (56-Pin QFN) (2/2)

Pin No.	Power Supply, Clock, System Control	I/O Port	Timers (MTU, TPU, TMR, RTC, CMT, POE, CAC)	Communications (SCI, RSPI, RIIC, RSCAN, USB, SSI)	Touch sensing	Others
48		P47				AN007/CLKOUT_RF
49		P46				AN006
50		P45				AN005
51		P41				AN001
52	VREFL0					
53	VREFH0					
54	AVCC0					
55		P05				DA1
56	AVSS0					

Note: VSS_RF is assigned as the exposed die pad. For details, refer to Appendix 2, Package Dimensions.

2. Electrical Characteristics

2.1 Absolute Maximum Ratings

Table 2.1 Absolute Maximum Ratings

Conditions: VSS = AVSS0 = VREFL0 = VSS_USB = VSS_RF = 0 V

Item	Symbol	Value	Unit
Power supply voltage	VCC, VCC_USB	-0.3 to +4.0	V
VBATT power supply voltage	VBATT	-0.3 to +4.0	V
Input voltage	V_{in}	-0.3 to +6.5	V
		-0.3 to AVCC0 + 0.3	
		-1.0 to +1.4	
		-0.3 to +1.4	
		-0.3 to +2.2	
		-0.3 to VCC + 0.3	
Reference power supply voltage	VREFH0	-0.3 to AVCC0 + 0.3	V
Analog power supply voltage	AVCC0	-0.3 to +4.0	V
	VCC_RF	-0.3 to +4.0	V
	AVCC_RF	-0.3 to +4.0	V
Analog input voltage	V_{AN}	-0.3 to AVCC0 + 0.3	V
		-0.3 to VCC + 0.3	
Operating temperature	T_{opr}	-40 to +85	°C
Storage temperature	T_{sig}	-55 to +125	°C

Caution: Permanent damage to the MCU may be caused if absolute maximum ratings are exceeded.

To preclude any malfunctions due to noise interference, insert capacitors with high frequency characteristics between the VCC and VSS pins, between the AVCC0 and AVSS0 pins, between the VCC_USB and VSS_USB pins, between the VREFH0 and VREFL0 pins, between the VCC_RF and VSS_RF pins, and between the AVCC_RF and VSS_RF pins. Place capacitors with values of about 2.2 μ F in the case of the VCC_RF pin and about 0.1 μ F otherwise as close as possible to every power supply pin, and use the shortest and thickest possible traces for the connections.

Connect the VCL pin to a VSS pin via a 4.7 μ F capacitor. The capacitor must be placed close to the pin. For details, refer to section 2.16.1, Connecting VCL Capacitor and Bypass Capacitors.

Do not input signals or an I/O pull-up power supply to ports other than 5-V tolerant ports while the device is not powered.

The current injection that results from input of such a signal or I/O pull-up may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Even if -0.3 to +6.5 V is input to 5-V tolerant ports, it will not cause problems such as damage to the MCU.

Note 1. Ports 16, 17, 30, 31, and B5 are 5 V tolerant.

Table 2.2 Recommended Operating Voltage Conditions

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
Power supply voltages	VCC ^{*1, *2, *3}	When USB is not used	1.8	—	3.6	V
		When USB is used	3.0	—	3.6	
	VSS		—	0	—	
USB power supply voltages	VCC_USB	When USB regulator is not used	—	VCC	—	V
	VSS_USB		—	0	—	
VBATT power supply voltage	VBATT		1.8	—	3.6	V
Analog power supply voltages	AVCC0 ^{*1, *2}		1.8	—	3.6	V
	AVSS0		—	0	—	
	VREFH0		1.8	—	AVCC0	
	VREFL0		—	0	—	
BLE power supply voltages	VCC_RF ^{*3}		1.8	—	3.6	V
	AVCC_RF ^{*3}		1.8	—	3.6	
	VSS_RF		—	0	—	

Note 1. P41 and P47: Set AVCC0 to the same voltage as VCC.

If conditions other than those above are applicable, those listed below apply.

While $VCC > 2.4$ V: AVCC and VCC can be set independently when $AVCC0 \geq 2.4$ V

While $VCC \leq 2.4$ V: AVCC and VCC can be set independently when $AVCC0 \geq VCC$

Note 2. When powering on the VCC and AVCC0 pins, power them on at the same time or the VCC pin first and then the AVCC0 pin.

Note 3. Set VCC_RF and AVCC_RF to the same voltage as VCC.

2.2 DC Characteristics

Table 2.3 DC Characteristics (1)

Conditions: $2.7 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{VCC_RF} = \text{AVCC_RF} \leq 3.6 \text{ V}$, $2.7 \text{ V} \leq \text{AVCC0} \leq 3.6 \text{ V}$,
 $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$, $T_a = -40 \text{ to } +85^\circ\text{C}$

Item		Symbol	Min.	Typ.	Max.	Unit	Test Conditions	
Schmitt trigger input voltage	RIIC input pin (except for SMBus, 5 V tolerant)	V_{IH}	$\text{VCC} \times 0.7$	—	5.8	V		
	Ports 16, 17, port B5 (5 V tolerant)		$\text{VCC} \times 0.8$	—	5.8			
	Ports 14, 15, ports 21, 22, 25 to 27, ports 35 to 37, ports B0, B1, B3, B5, B7, ports C0, C2 to C7, ports D3, ports E0 to E4, port J3, Ports 30, 31 (when time capture event input is not selected), RES#		$\text{VCC} \times 0.8$	—	$\text{VCC} + 0.3$			
	Ports 03, 05, 07, ports 40 to 47		$\text{AVCC0} \times 0.8$	—	$\text{AVCC0} + 0.3$			
	Ports 30, 31 (when time capture event input is selected)		$\text{VCC} \times 0.8$	—	$\text{VCC} + 0.3$			
			$\text{VBATT} \times 0.8$	—	$\text{VBATT} + 0.3$			
	Ports 03, 05, 07, ports 40 to 47	V_{IL}	-0.3	—	$\text{AVCC0} \times 0.2$	V		
	RIIC input pin (except for SMBus)		-0.3	—	$\text{VCC} \times 0.3$			
	Other than RIIC input pin or ports 30, 31		-0.3	—	$\text{VCC} \times 0.2$			
	Ports 30, 31 (when time capture event input is selected)		-0.3	—	$\text{VCC} \times 0.3$			
			-0.3	—	$\text{VBATT} \times 0.3$			
Input level voltage (except for Schmitt trigger input pins)	Ports 03, 05, 07, ports 40 to 47	ΔV_T	$\text{AVCC0} \times 0.1$	—	—	V		
	RIIC input pin (except for SMBus)		$\text{VCC} \times 0.05$	—	—			
	Ports 16, 17, Port B5		$\text{VCC} \times 0.05$	—	—			
	Other than RIIC input pin		$\text{VCC} \times 0.1$	—	—			
	MD	V_{IH}	$\text{VCC} \times 0.9$	—	$\text{VCC} + 0.3$			
	EXTAL (external clock input)		$\text{VCC} \times 0.8$	—	$\text{VCC} + 0.3$			
	RIIC input pin (SMBus)		2.1	—	$\text{VCC} + 0.3$			
	MD	V_{IL}	-0.3	—	$\text{VCC} \times 0.1$			
	EXTAL (external clock input)		-0.3	—	$\text{VCC} \times 0.2$			
	RIIC input pin (SMBus)		-0.3	—	0.8			

Table 2.4 DC Characteristics (2)

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{VCC_RF} = \text{AVCC_RF} \leq 2.7 \text{ V}$, $1.8 \text{ V} \leq \text{AVCC0} < 2.7 \text{ V}$,
 $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$, $T_a = -40 \text{ to } +85^\circ\text{C}$

Item		Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Schmitt trigger input voltage	Ports 16, 17, port B5 (5 V tolerant)	V_{IH}	$\text{VCC} \times 0.8$	—	5.8	V	
	Ports 14, 15, ports 21, 22, 25 to 27, ports 30, 31, 35 to 37, ports B0, B1, B3, B5, B7, ports C0, C2 to C7, ports D3, ports E0 to E4, port J3, RES#		$\text{VCC} \times 0.8$	—	$\text{VCC} + 0.3$		
	Ports 03, 05, 07, ports 40 to 47		$\text{AVCC0} \times 0.8$	—	$\text{AVCC0} + 0.3$		
	Ports 03, 05, 07, ports 40 to 47	V_{IL}	-0.3	—	$\text{AVCC0} \times 0.2$		
	Ports other than above		-0.3	—	$\text{VCC} \times 0.2$		
	Ports 03, 05, 07, ports 40 to 47	ΔV_T	$\text{AVCC0} \times 0.01$	—	—		
	Ports other than above		$\text{VCC} \times 0.01$	—	—		
Input level voltage (except for Schmitt trigger input pins)	MD	V_{IH}	$\text{VCC} \times 0.9$	—	$\text{VCC} + 0.3$	V	
	EXTAL (external clock input)		$\text{VCC} \times 0.8$	—	$\text{VCC} + 0.3$		
	MD	V_{IL}	-0.3	—	$\text{VCC} \times 0.1$		
	EXTAL (external clock input)		-0.3	—	$\text{VCC} \times 0.2$		

Table 2.5 DC Characteristics (3)

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC0} = \text{VCC_RF} = \text{AVCC_RF} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$,
 $T_a = -40 \text{ to } +85^\circ\text{C}$

Item		Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Input leakage current	RES#, MD, port 35	$ I_{in} $	—	—	1.0	μA	$V_{in} = 0 \text{ V}, \text{VCC}$
Three-state leakage current (off-state)	Ports for 5 V tolerant	$ I_{TSI} $	—	—	1.0	μA	$V_{in} = 0 \text{ V}, 5.8 \text{ V}$
	Ports except for 5 V tolerant		—	—	0.2	μA	$V_{in} = 0 \text{ V}, \text{VCC}$
Input capacitance	All input pins (except for port 35, USB0_DM, USB0_DP)	C_{in}	—	—	15	pF	$V_{in} = 0 \text{ mV},$ $f = 1 \text{ MHz},$ $T_a = 25^\circ\text{C}$
	Port 35, USB0_DM, USB0_DP		—	—	30		

Table 2.6 DC Characteristics (4)

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC0} = \text{VCC_RF} = \text{AVCC_RF} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$,
 $T_a = -40 \text{ to } +85^\circ\text{C}$

Item		Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Input pull-up resistor	All ports (except for port 35)	R_U	10	20	50	$\text{k}\Omega$	$V_{in} = 0 \text{ V}$

Table 2.7 DC Characteristics (5)

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC0} = \text{VCC_RF} = \text{AVCC_RF} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$, $T_a = -40 \text{ to } +85^\circ\text{C}$

Item				Symbol	Typ. *4	Max.	Unit	Test Conditions
Supply current *1	High-speed operating mode	Normal operating mode	No peripheral operation*2	ICLK = 54 MHz	I _{CC}	6.5	—	mA
				ICLK = 32 MHz	4.1	—		
				ICLK = 16 MHz	2.9	—		
				ICLK = 8 MHz	2.2	—		
				ICLK = 4 MHz	1.9	—		
			All peripheral operation: Normal	ICLK = 54 MHz*11	26.5	—		
				ICLK = 32 MHz*3	21.0	—		
				ICLK = 16 MHz*3	11.8	—		
				ICLK = 8 MHz*3	6.6	—		
				ICLK = 4 MHz*3	4.2	—		
			All peripheral operation: Max.	ICLK = 54 MHz*11	—	53.3		
				ICLK = 32 MHz*3	—	40.8		
			Increase due to operation of the Trusted Secure IP	PCLKB = 32 MHz	—	2		
	Sleep mode	No peripheral operation*2	ICLK = 54 MHz	3.5	—			
			ICLK = 32 MHz	2.4	—			
			ICLK = 16 MHz	1.9	—			
			ICLK = 8 MHz	1.6	—			
			ICLK = 4 MHz	1.5	—			
		All peripheral operation: Normal	ICLK = 54 MHz*11	13.4	—			
			ICLK = 32 MHz*3	12.5	—			
			ICLK = 16 MHz*3	7.3	—			
			ICLK = 8 MHz*3	4.6	—			
			ICLK = 4 MHz*3	3.3	—			
	Deep sleep mode	No peripheral operation*2	ICLK = 54 MHz	2.3	—			
			ICLK = 32 MHz	1.5	—			
			ICLK = 16 MHz	1.3	—			
			ICLK = 8 MHz	1.2	—			
			ICLK = 4 MHz	1.1	—			
		All peripheral operation: Normal	ICLK = 54 MHz*11	10.6	—			
			ICLK = 32 MHz*3	9.9	—			
			ICLK = 16 MHz*3	5.9	—			
			ICLK = 8 MHz*3	3.8	—			
			ICLK = 4 MHz*3	2.7	—			
		Increase during BGO operation*5				2.5	—	
Middle-speed operating mode	Normal operating mode	No peripheral operation*6	ICLK = 12 MHz	I _{CC}	2.7	—	mA	
			ICLK = 8 MHz		1.8	—		
			ICLK = 4 MHz		1.4	—		
			ICLK = 1 MHz		1.1	—		
			All peripheral operation: Normal*7		9.6	—		
			ICLK = 12 MHz		6.2	—		
			ICLK = 8 MHz		3.8	—		
			ICLK = 4 MHz		2.3	—		
			ICLK = 1 MHz					

Item					Symbol	Typ. *4	Max.	Unit	Test Conditions
Supply current *1	Middle-speed operating mode	Normal operating mode	All peripheral operation: Max.*7	ICLK = 12 MHz	I _{CC}	—	16.7	mA	
		Sleep mode	No peripheral operation*6	ICLK = 12 MHz		1.9	—		
				ICLK = 8 MHz		1.2	—		
				ICLK = 4 MHz		1.1	—		
				ICLK = 1 MHz		1.0	—		
			All peripheral operation: Normal*7	ICLK = 12 MHz		6.1	—		
				ICLK = 8 MHz		4.4	—		
				ICLK = 4 MHz		3.0	—		
		Deep sleep mode		ICLK = 1 MHz		2.0	—		
		No peripheral operation*6	ICLK = 12 MHz		1.6	—			
			ICLK = 8 MHz		1.0	—			
			ICLK = 4 MHz		0.9	—			
			ICLK = 1 MHz		0.8	—			
		All peripheral operation: Normal*7	ICLK = 12 MHz		5.1	—			
			ICLK = 8 MHz		3.7	—			
			ICLK = 4 MHz		2.6	—			
			ICLK = 1 MHz		1.8	—			
			Increase during BGO operation*5				2.5		—
Low-speed operating mode	Normal operating mode	Normal operating mode	No peripheral operation*8	ICLK = 32 kHz	I _{CC}	5.2	—	μA	
			All peripheral operation: Normal *9, *10	ICLK = 32 kHz		22.3	—		
			All peripheral operation: Max.*9, *10	ICLK = 32 kHz		—	74.4		
		Sleep mode	No peripheral operation*8	ICLK = 32 kHz		3.0	—		
			All peripheral operation: Normal*9	ICLK = 32 kHz		13.1	—		
		Deep sleep mode	No peripheral operation*8	ICLK = 32 kHz		2.4	—		
			All peripheral operation: Normal*9	ICLK = 32 kHz		10.5	—		

- Note 1. Supply current values do not include the output charge/discharge current from all pins. The values apply when internal pull-up MOSs are in the off state.
- Note 2. Clock supply to the peripheral functions is stopped. This does not include BGO operation. The clock source is PLL. FCLK, and PCLK are set to divided by 64.
- Note 3. Clocks are supplied to the peripheral functions. This does not include BGO operation. The clock source is PLL. FCLK, and PCLK are the same frequency as that of ICLK.
- Note 4. Values when VCC is 3.3 V.
- Note 5. This is the increase when data is programmed to or erased from the ROM or E2 DataFlash during program execution.
- Note 6. Clock supply to the peripheral functions is stopped. The clock source is PLL when ICLK is 12 MHz and HOCO for other cases. FCLK, and PCLK are set to divided by 64.
- Note 7. Clocks are supplied to the peripheral functions. The clock source is PLL when ICLK is 12 MHz and HOCO for other cases. FCLK, and PCLK are the same frequency of that of the ICLK.
- Note 8. Clock supply to the peripheral functions is stopped. The clock source is the sub oscillation circuit. FCLK, and PCLK are set to divided by 64.
- Note 9. Clocks are supplied to the peripheral functions. The clock source is the sub oscillation circuit. FCLK, and PCLK are the same frequency as that of ICLK.
- Note 10. This is the value when the MSTPCRA.MSTPA17 (12-bit A/D converter module stop bit) is in the module stop state.
- Note 11. Clocks are supplied to the peripheral functions. This does not include BGO operation. The clock source is PLL. FCLK, and PCLKB are set to divided by 2 and PCLKA and PCLKD are the same frequency as that of ICLK.




Figure 2.1 Voltage Dependency in High-Speed Operating Mode (Reference Data)





Figure 2.2 Voltage Dependency in Middle-Speed Operating Mode (Reference Data)



- Note 1. All peripheral operations except any BGO operation are operating normally. Indicates the average of the typical samples through actual measurement during product evaluation.
- Note 2. All peripheral operations except any BGO operation are operating at maximum. Indicates the average of the upper-limit samples through actual measurement during product evaluation.

Figure 2.3 Voltage Dependency in Low-Speed Operating Mode (Reference Data)

Table 2.8 DC Characteristics (6)

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC}_0 = \text{VCC_RF} = \text{AVCC_RF} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS}_0 = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$, $T_a = -40 \text{ to } +85^\circ\text{C}$


Item		Symbol	Typ.* ³	Max.	Unit	Test Conditions
Supply current* ¹	Software standby mode* ²	I _{CC}	0.8	3.7	μA	
			1.2	4.3		
			3.5	18.6		
	Increment for IWDT operation		0.4	—		Use IWDT-Dedicated On-Chip Oscillator for clock source
	Increment for LPT operation		0.4	—		
	Increment for RTC operation* ⁴		0.4	—		RCR3.RTCDV[2:0] set to low drive capacity
			1.2	—		


Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.

Note 2. The IWDT, LVD, and CMPB are stopped.

Note 3. When VCC is 3.3 V.

Note 4. This increment includes the oscillation circuit.

**Figure 2.4 Voltage Dependency in Software Standby Mode (Reference Data)**

**Figure 2.5** Temperature Dependency in Software Standby Mode (Reference Data)**Table 2.9 DC Characteristics (7)**

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC0} = \text{VCC_RF} = \text{AVCC_RF} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$, $T_a = -40 \text{ to } +85^\circ\text{C}$

Item			Symbol	Typ.	Max.	Unit	Test Conditions
Supply current*1	RTC operation when VCC is off	$T_a = 25^\circ\text{C}$	I_{CC}	0.8	—	μA	VBATT = 2.0 V RCR3.RTCVD[2:0] set to low drive capacity
		$T_a = 55^\circ\text{C}$		0.9	—		
		$T_a = 85^\circ\text{C}$		1.0	—		
		$T_a = 25^\circ\text{C}$		0.9	—		
		$T_a = 55^\circ\text{C}$		1.0	—		
		$T_a = 85^\circ\text{C}$		1.1	—		
		$T_a = 25^\circ\text{C}$		1.5	—		
		$T_a = 55^\circ\text{C}$		1.8	—		
		$T_a = 85^\circ\text{C}$		2.1	—		
		$T_a = 25^\circ\text{C}$		1.6	—		
		$T_a = 55^\circ\text{C}$		1.9	—		
		$T_a = 85^\circ\text{C}$		2.2	—		

Note 1. Supply current values do not include output charge/discharge current from all pins. The values apply when internal pull-up MOSs are in the off state.




Figure 2.6 Temperature Dependency of RTC Operation with VCC Off (Reference Data)

Table 2.10 DC Characteristics (8)

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC0} = \text{VCC_RF} = \text{AVCC_RF} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Permissible total power consumption*1	Pd	—	—	350	mW	D-version product

Note 1. Total power dissipated by the entire chip (including output currents)

Table 2.11 DC Characteristics (9)

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC0} = \text{VCC_RF} = \text{AVCC_RF} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$,
 $T_a = -40 \text{ to } +85^\circ\text{C}$

Item		Symbol	Min.	Typ.* ⁷	Max.	Unit	Test Conditions
Analog power supply current	During A/D conversion (at high-speed conversion)	I_{AVCC}	—	0.7	1.7	mA	
	During A/D conversion (in low-current mode)		—	0.6	1.0		
	During D/A conversion (per channel)* ¹		—	0.4	0.8		
	Waiting for A/D and D/A conversion (all units)		—	—	0.4	μA	
Reference power supply current	During A/D conversion (at high-speed conversion)	I_{REFH0}	—	25	150	μA	
	Waiting for A/D conversion (all units)		—	—	60	nA	
	During D/A conversion (per channel)	I_{REFH}	—	50	100	μA	
	Waiting for D/A conversion (all units)		—	—	100	nA	
LVD1	—	I_{LVD}	—	0.15	—	μA	
Temperature sensor* ⁶	—	I_{TEMP}	—	75	—	μA	
Comparator B operating current* ⁶	Window mode	I_{CMP}^{*5}	—	12.5	28.6	μA	
	Comparator high-speed mode (per channel)		—	3.2	16.2	μA	
	Comparator low-speed mode (per channel)		—	1.7	4.4	μA	
CTSU operating current	<ul style="list-style-type: none"> When sleep mode Base clock frequency: 2MHz Pin capacitance: 50pF 	I_{CTSU}	—	150	—	μA	
USB operating current* ⁴	During USB communication operation under the following settings and conditions <ul style="list-style-type: none"> Host controller operation is set to full-speed mode Bulk OUT transfer (64 bytes) × 1, bulk IN transfer (64 bytes) × 1 Connect peripheral devices via a 1-meter USB cable from the USB port. 	I_{USBH}^{*2}	—	4.3 (VCC) 0.9 (VCC_USB)	—	mA	
	During USB communication operation under the following settings and conditions <ul style="list-style-type: none"> Function controller operation is set to full-speed mode Bulk OUT transfer (64 bytes) × 1, bulk IN transfer (64 bytes) × 1 Connect the host device via a 1-meter USB cable from the USB port. 		—	3.6 (VCC) 1.1 (VCC_USB)	—	mA	
	During suspended state under the following setting and conditions <ul style="list-style-type: none"> Function controller operation is set to full-speed mode (pull up the USB0_DP pin) Software standby mode Connect the host device via a 1-meter USB cable from the USB port. 	I_{SUSP}^{*3}	—	0.35 (VCC) 170 (VCC_USB)	—	μA	

Note 1. The value of the D/A converter is the value of the power supply current including the reference current.

Note 2. Current consumed only by the USB module.

Note 3. Includes the current supplied from the pull-up resistor of the USB0_DP pin to the pull-down resistor of the host device, in addition to the current consumed by this MCU during the suspended state.

Note 4. Current consumed by the power supplies (VCC and VCC_USB).

Note 5. Current consumed only by the comparator B module.

Note 6. Current consumed by the power supply (VCC).

Note 7. When $\text{VCC} = \text{AVCC0} = \text{VCC_USB} = 3.3 \text{ V}$.

Table 2.12 DC Characteristics (10)

Conditions: VCC = VCC_USB = AVCC0 = VCC_RF = AVCC_RF = 3.3 V, VSS = AVSS0 = VSS_USB = VSS_RF = 0 V,
 $T_a = +25^\circ\text{C}$

Item	Symbol	Typ.		Unit	Test Conditions		
		Transmit output power					
		0 dBm	4 dBm				
BLE operating current (when the DC-to-DC converter is selected)	Idd_tx	4.3	8.7	mA	Transmit mode, 2Mbps		
		4.5	8.7		Transmit mode, 1Mbps		
		3.0	3.5	mA	Transmit mode, 500kbps Prf = -67dBm		
		3.0	3.4		Transmit mode, 125kbps Prf = -72dBm		
	Idd_rx	3.2	3.5		Receive mode, 500kbps Prf = -72dBm		
		3.3	3.5		Receive mode, 125kbps Prf = -79dBm		
	Idd_idle	0.5		mA	Idle mode		
	Idd_slp	1.5		µA	Deep sleep mode		
	Idd_down	0.1		µA	Power down mode		
BLE operating current (when the linear regulator is selected)	Idd_tx	10.2	18.1	mA	Transmit mode, 2Mbps		
		6.9			Transmit mode, 1Mbps		
		6.9			Transmit mode, 500kbps		
		6.9			Transmit mode, 125kbps		
	Idd_rx	7.1		mA	Receive mode, 2Mbps Prf = -67dBm		
		6.9			Receive mode, 1Mbps Prf = -67dBm		
		6.9			Receive mode, 500kbps Prf = -72dBm		
		7.1			Receive mode, 125kbps Prf = -79dBm		
	Idd_idle	0.7		mA	Idle mode		
	Idd_slp	1.5		µA	Deep sleep mode		
	Idd_down	0.1		µA	Power down mode		

Table 2.13 DC Characteristics (11)

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC}_\text{USB} = \text{AVCC}0 = \text{VCC}_\text{RF} = \text{AVCC}_\text{RF} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS}0 = \text{VSS}_\text{USB} = \text{VSS}_\text{RF} = 0 \text{ V}$,
 $T_a = -40 \text{ to } +85^\circ\text{C}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
RAM standby voltage	V_{RAM}	1.8	—	—	V	

Table 2.14 DC Characteristics (12)

Conditions: $0 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC0} = \text{VCC_RF} = \text{AVCC_RF} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$, $T_a = -40 \text{ to } +85^\circ\text{C}$

Item		Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Power-on VCC rising gradient	At normal startup*1	SrVCC	0.02	—	20	ms/V	
	During fast startup time*2		0.02	—	2		
	Voltage monitoring 0 reset enabled at startup*3, *4		0.02	—	—		

Note 1. When OFS1.(FASTSTUP, LVDAS) bits are 11b.

Note 2. When OFS1.(FASTSTUP, LVDAS) bits are 01b.

Note 3. When OFS1.LVDAS bit is 0.


Note 4. Turn on the power supply voltage according to the normal startup rising gradient because the settings in the OFS1 register are not read in boot mode.

Table 2.15 DC Characteristics (13)

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC0} = \text{VCC_RF} = \text{AVCC_RF} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$, $T_a = -40 \text{ to } +85^\circ\text{C}$

The ripple voltage must meet the allowable ripple frequency $f_r(\text{VCC})$ within the range between the VCC upper limit and lower limit. When VCC change exceeds $\text{VCC} \pm 10\%$, the allowable voltage change rising/falling gradient $dt/d\text{VCC}$ must be met.

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Allowable ripple frequency	$f_r(\text{VCC})$	—	—	10	kHz	Figure 2.7 $V_r(\text{VCC}) \leq \text{VCC} \times 0.2$
		—	—	1	MHz	Figure 2.7 $V_r(\text{VCC}) \leq \text{VCC} \times 0.08$
		—	—	10	MHz	Figure 2.7 $V_r(\text{VCC}) \leq \text{VCC} \times 0.06$
Allowable voltage change rising/falling gradient	$dt/d\text{VCC}$	1.0	—	—	ms/V	When VCC change exceeds $\text{VCC} \pm 10\%$

**Figure 2.7 Ripple Waveform****Table 2.16 DC Characteristics (14)**

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC0} = \text{VCC_RF} = \text{AVCC_RF} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$, $T_a = -40 \text{ to } +85^\circ\text{C}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Permissible error of VCL pin external capacitance	C_{VCL}	1.4	4.7	7.0	μF	

Note: The recommended capacitance is 4.7 μF . Variations in connected capacitors should be within the above range.

Table 2.17 Permissible Output Currents

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC}_0 = \text{VCC_RF} = \text{AVCC_RF} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS}_0 = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$,
 $T_a = -40 \text{ to } +85^\circ\text{C}$

Item			Symbol	Max.	Unit	
Permissible output low current (average value per pin)	Ports 03, 05, 07, ports 36, 37, ports 40 to 47		I_{OL}	4.0	mA	
	Ports other than above	Normal output mode		4.0		
		High-drive output mode		8.0		
Permissible output low current (maximum value per pin)	Ports 03, 05, 07, ports 36, 37, ports 40 to 47			4.0		
	Ports other than above	Normal output mode		4.0		
		High-drive output mode		8.0		
Permissible output low current	Total of ports 03, 05, 07, ports 40 to 47		ΣI_{OL}	40		
	Total of ports 14 to 17, ports 21, 22, 25 to 27, ports 30, 31, 35 to 37, port PJ3			40		
	Total of ports B0, B1, B3, B5, B7, ports C0, C2 to C7			40		
	Total of port D3, ports E0 to E4			40		
	Total of all output pins			80		
Permissible output high current (average value per pin)	Ports 03, 05, 07, ports 36, 37, ports 40 to 47		I_{OH}	-4.0		
	Ports other than above	Normal output mode		-4.0		
		High-drive output mode		-8.0		
Permissible output high current (maximum value per pin)	Ports 03, 05, 07, ports 36, 37, ports 40 to 47			-4.0		
	Ports other than above	Normal output mode		-4.0		
		High-drive output mode		-8.0		
Permissible output high current	Total of ports 03, 05, 07, ports 40 to 47		ΣI_{OH}	-40		
	Total of ports 14 to 17, ports 21, 22, 25 to 27, ports 30, 31, 35 to 37, port PJ3			-40		
	Total of ports B0, B1, B3, B5, B7, ports C0, C2 to C7			-40		
	Total of port D3, ports E0 to E4			-40		
	Total of all output pins			-80		

Note: Do not exceed the permissible total supply current.

Table 2.18 Output Values of Voltage (1)

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC0} = \text{VCC_RF} = \text{AVCC_RF} \leq 2.7 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$, $T_a = -40 \text{ to } +85^\circ\text{C}$

Item			Symbol	Min.	Max.	Unit	Test Conditions
Output low	All output ports ^{*1}	Normal output mode	V _{OL}	—	0.8	V	I _{OL} = 0.5 mA
		High-drive output mode		—	0.8		I _{OL} = 1.0 mA
Output high	All output ports ^{*1}	Normal output mode	V _{OH}	AVCC0 – 0.5	—	V	I _{OH} = -0.5 mA
		Ports 03, 05, 07, Ports 40 to 47		VCC – 0.5	—		
		Ports other than above		VCC – 0.5	—		I _{OH} = -1.0 mA
High-drive output mode							

Note 1. This excludes the CLKOUT_RF pin.

Table 2.19 Output Values of Voltage (2)

Conditions: $2.7 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC0} = \text{VCC_RF} = \text{AVCC_RF} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$, $T_a = -40 \text{ to } +85^\circ\text{C}$

Item			Symbol	Min.	Max.	Unit	Test Conditions
Output low	All output ports (except for RIIC) ^{*1}	Normal output mode	V _{OL}	—	0.8	V	I _{OL} = 1.0 mA
		High-drive output mode		—	0.8		I _{OL} = 2.0 mA
RIIC pins		Standard mode (Normal output mode)		—	0.4		I _{OL} = 3.0 mA
		Fast mode (High-drive output mode)		—	0.6		I _{OL} = 6.0 mA
Output high	All output ports ^{*1}	Normal output mode	V _{OH}	AVCC0 – 0.8	—	V	I _{OH} = -1.0 mA
		Ports 03, 05, 07, Ports 40 to 47		VCC – 0.8	—		
		Ports other than above		VCC – 0.8	—		I _{OH} = -2.0 mA
High-drive output mode							

Note 1. This excludes the CLKOUT_RF pin.

Table 2.20 Output Values of Voltage (3)

Conditions: $3.0 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC0} = \text{VCC_RF} = \text{AVCC_RF} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$, $T_a = -40 \text{ to } +85^\circ\text{C}$

Item			Symbol	Min.	Max.	Unit	Test Conditions
Output low	CLKOUT_RF	V _{OL}	—	—	0.3	V	I _{OL} = 0.5 mA
Output high	CLKOUT_RF	V _{OH}	VCC_RF – 0.3	—	—	V	I _{OH} = -0.5 mA

2.2.1 Normal I/O Pin Output Characteristics (1)

Figure 2.8 to Figure 2.11 show the characteristics when normal output is selected by the drive capacity control register.




Figure 2.8 V_{OH}/V_{OL} and I_{OH}/I_{OL} Voltage Characteristics at $T_a = 25^\circ\text{C}$ When Normal Output is Selected (Reference Data)




Figure 2.9 V_{OH}/V_{OL} and I_{OH}/I_{OL} Temperature Characteristics at $VCC = 1.8$ V When Normal Output is Selected (Reference Data)




Figure 2.10 V_{OH}/V_{OL} and I_{OH}/I_{OL} Temperature Characteristics at $VCC = 2.7\text{ V}$ When Normal Output is Selected (Reference Data)




Figure 2.11 V_{OH}/V_{OL} and I_{OH}/I_{OL} Temperature Characteristics at $VCC = 3.3\text{ V}$ When Normal Output is Selected (Reference Data)

2.2.2 Normal I/O Pin Output Characteristics (2)

Figure 2.12 to Figure 2.15 show the characteristics when high-drive output is selected by the drive capacity control register.




Figure 2.12 V_{OH}/V_{OL} and I_{OH}/I_{OL} Voltage Characteristics at $T_a = 25^\circ\text{C}$ When High-Drive Output is Selected (Reference Data)




Figure 2.13 V_{OH}/V_{OL} and I_{OH}/I_{OL} Temperature Characteristics at $V_{CC} = 1.8$ V When High-Drive Output is Selected (Reference Data)




Figure 2.14 V_{OH}/V_{OL} and I_{OH}/I_{OL} Temperature Characteristics at $VCC = 2.7\text{ V}$ When High-Drive Output is Selected (Reference Data)




Figure 2.15 V_{OH}/V_{OL} and I_{OH}/I_{OL} Temperature Characteristics at $VCC = 3.3\text{ V}$ When High-Drive Output is Selected (Reference Data)

2.2.3 Normal I/O Pin Output Characteristics (3)

Figure 2.16 to Figure 2.18 show the characteristics of the RIIC output pin.




Figure 2.16 V_{OL} and I_{OL} Voltage Characteristics of RIIC Output Pin at $T_a = 25^\circ\text{C}$ (Reference Data)




Figure 2.17 V_{OL} and I_{OL} Temperature Characteristics of RIIC Output Pin at $V_{CC} = 2.7$ V (Reference Data)




Figure 2.18 V_{OL} and I_{OL} Temperature Characteristics of RIIC Output Pin at $V_{CC} = 3.3$ V (Reference Data)

2.3 AC Characteristics

2.3.1 Clock Timing

Table 2.21 Operating Frequency Value (High-Speed Operating Mode)

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC0} = \text{VCC_RF} = \text{AVCC_RF} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$, $T_a = -40 \text{ to } +85^\circ\text{C}$

Item	Symbol	VCC				Unit
		$1.8 \text{ V} \leq \text{VCC} < 2.4 \text{ V}$	$2.4 \text{ V} \leq \text{VCC} < 2.7 \text{ V}$	$2.7 \text{ V} \leq \text{VCC} \leq 3.6 \text{ V}$	When USB is in Use ^{*3}	
Maximum operating frequency ^{*4}	f_{\max}	8	16	54	54	MHz
		8	16	32	32	
		8	16	54	54	
		8	16	32	32	
		8	32	54	54	
USB clock (UCLK)	f_{usb}	—	—	—	48	

Note 1. The lower-limit frequency of FCLK is 1 MHz during programming or erasing of the flash memory. When FCLK is in use at below 4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note 2. The frequency accuracy of FCLK must be within $\pm 3.5\%$.

Note 3. The VCC_USB range is 3.0 to 3.6 V when the USB clock is in use.

Note 4. The maximum operating frequency listed above does not include errors of the external oscillator and internal oscillator. For details on the range for the guaranteed operation, see Table 2.24, Clock Timing.

Table 2.22 Operating Frequency Value (Middle-Speed Operating Mode)

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC0} = \text{VCC_RF} = \text{AVCC_RF} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$, $T_a = -40 \text{ to } +85^\circ\text{C}$

Item	Symbol	VCC				Unit
		$1.8 \text{ V} \leq \text{VCC} < 2.4 \text{ V}$	$2.4 \text{ V} \leq \text{VCC} < 2.7 \text{ V}$	$2.7 \text{ V} \leq \text{VCC} \leq 3.6 \text{ V}$	When USB is in Use ^{*3}	
Maximum operating frequency ^{*4}	f_{\max}	8	12	12	12	MHz
		8	12	12	12	
		8	12	12	12	
		8	12	12	12	
		8	12	12	12	
USB clock (UCLK)	f_{usb}	—	—	—	48	

Note 1. The lower-limit frequency of FCLK is 1 MHz during programming or erasing of the flash memory. When using FCLK at below 4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note 2. The frequency accuracy of FCLK must be within $\pm 3.5\%$.

Note 3. The VCC_USB range is 3.0 to 3.6 V when the USB clock is in use.

Note 4. The maximum operating frequency listed above does not include errors of the external oscillator and internal oscillator. For details on the range for the guaranteed operation, see Table 2.24, Clock Timing.

Table 2.23 Operating Frequency Value (Low-Speed Operating Mode)

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC0} = \text{VCC_RF} = \text{AVCC_RF} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$, $T_a = -40 \text{ to } +85^\circ\text{C}$

Item	Symbol	VCC			Unit	
		$1.8 \text{ V} \leq \text{VCC} < 2.4 \text{ V}$	$2.4 \text{ V} \leq \text{VCC} < 2.7 \text{ V}$	$2.7 \text{ V} \leq \text{VCC} \leq 3.6 \text{ V}$		
Maximum operating frequency ^{*3}	System clock (ICLK)	f_{\max}	32.768			
	FlashIF clock (FCLK) ^{*1}		32.768			
	Peripheral module clock (PCLKA)		32.768			
	Peripheral module clock (PCLKB)		32.768			
	Peripheral module clock (PCLKD) ^{*2}		32.768			

Note 1. Programming and erasing the flash memory is impossible.

Note 2. The A/D converter cannot be used.

Note 3. The maximum operating frequency listed above does not include errors of the external oscillator. For details on the range for the guaranteed operation, see Table 2.24, Clock Timing.

Table 2.24 Clock Timing

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC0} = \text{VCC_RF} = \text{AVCC_RF} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$, $T_a = -40 \text{ to } +85^\circ\text{C}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
EXTAL external clock input cycle time	t_{Xcyc}	50	—	—	ns	Figure 2.19
EXTAL external clock input high pulse width	t_{XH}	20	—	—	ns	
EXTAL external clock input low pulse width	t_{XL}	20	—	—	ns	
EXTAL external clock rise time	t_{Xr}	—	—	5	ns	
EXTAL external clock fall time	t_{Xf}	—	—	5	ns	
EXTAL external clock input wait time*1	t_{XWT}	0.5	—	—	μs	
Main clock oscillator oscillation frequency*2	f_{MAIN}	2.4 ≤ VCC ≤ 3.6 1.8 ≤ VCC < 2.4	1 1	— —	20 8	MHz
Main clock oscillation stabilization time (crystal)*2	$t_{MAINOSC}$	—	3	—	ms	Figure 2.20
Main clock oscillation stabilization time (ceramic resonator)*2	$t_{MAINOSC}$	—	50	—	μs	
LOCO clock oscillation frequency	f_{LOCO}	3.44	4.0	4.56	MHz	
LOCO clock oscillation stabilization time	t_{LOCO}	—	—	0.5	μs	Figure 2.21
IWDT-dedicated clock oscillation frequency	f_{ILOCO}	12.75	15	17.25	kHz	
IWDT-dedicated clock oscillation stabilization time	t_{ILOCO}	—	—	50	μs	Figure 2.22
Bluetooth-dedicated clock oscillation frequency	f_{BLECK}	—	32	—	MHz	
Bluetooth-dedicated low-speed on-chip oscillator oscillation frequency	$f_{BLELOCO}$	—	32.768	—	kHz	
HOCO clock oscillation frequency	f_{HOCO} (32 MHz) f_{HOCO} (54 MHz)	31.36 31.04 52.96 52.38	32 32 54 54	32.64 32.96 55.08 55.62	MHz	$T_a = 0 \text{ to } +85^\circ\text{C}$ $T_a = -40 \text{ to } +85^\circ\text{C}$ $T_a = 0 \text{ to } +85^\circ\text{C}$ $T_a = -40 \text{ to } +85^\circ\text{C}$
HOCO clock oscillation stabilization time	t_{HOCO}	—	—	30	μs	Figure 2.24
PLL input frequency*3	f_{PLLIN}	4	—	12.5	MHz	
PLL circuit oscillation frequency*3	f_{PLL}	24	—	54	MHz	
PLL clock oscillation stabilization time	t_{PLL}	—	—	50	μs	Figure 2.25
PLL free-running oscillation frequency	f_{PLLFR}	—	8	—	MHz	
USBPLL input frequency*5	f_{PLLIN}	—	4, 6, 8, 12	—	MHz	
USBPLL circuit oscillation frequency*5	f_{PLL}	—	48*6	—	MHz	
USBPLL clock oscillation stabilization time	t_{PLL}	—	—	50	μs	Figure 2.25
Sub-clock oscillator oscillation frequency*7	f_{SUB}	—	32.768	—	kHz	
Sub-clock oscillation stabilization time*4	t_{SUBOSC}	—	0.5	—	s	Figure 2.26

Note 1. Time until the clock can be used after the main clock oscillator stop bit (MOSCCR.MOSTP) is set to 0 (operating).

Note 2. Reference values when an 8-MHz resonator is used.

When specifying the main clock oscillator stabilization time, set the MOSCWTCR register with a stabilization time value that is equal to or greater than the resonator-manufacturer-recommended value.

After the MOSCCR.MOSTP bit is changed to enable the main clock oscillator, confirm that the OSCOVFSR.MOOVF flag has become 1, and then start using the main clock.

Note 3. The VCC range should be 2.4 to 3.6 V when the PLL is used.

Note 4. Reference values when a 32.768-kHz resonator is used.

After the setting of the SOSCCR.SOSTP bit or RCR3.RTCEN bit is changed to operate the sub-clock oscillator, only start using the sub-clock after the sub-clock oscillation stabilization wait time that is equal to or greater than the oscillator-manufacturer-recommended value has elapsed.

Note 5. The VCC range should be 3.0 to 3.6 V when the USBPLL is used.

Note 6. The oscillation frequency can be set to 48 MHz only.

Note 7. Only 32.768 kHz can be used.




Figure 2.19 EXTAL External Clock Input Timing




Figure 2.20 Main Clock Oscillation Start Timing




Figure 2.21 LOCO Clock Oscillation Start Timing




Figure 2.22 IWDT-Dedicated Clock Oscillation Start Timing




Figure 2.23 HOCO Clock Oscillation Start Timing (After Reset is Canceled by Setting OFS1.HOCOEN Bit to 0)




Figure 2.24 HOCO Clock Oscillation Start Timing (Oscillation is Started by Setting HOCOCR.HCSTP Bit)




Figure 2.25 PLL Clock Oscillation Start Timing (PLL is Operated after Main Clock Oscillation Has Been Stabled)




Figure 2.26 Sub-Clock Oscillation Start Timing

2.3.2 Reset Timing

Table 2.25 Reset Timing

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC}_0 = \text{VCC_RF} = \text{AVCC}_\text{RF} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS}_0 = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$, $T_a = -40 \text{ to } +85^\circ\text{C}$

Item		Symbol	Min.	Typ.	Max.	Unit	Test Conditions
RES# pulse width	At power-on	t_{RESWP}	3	—	—	ms	Figure 2.27
	Other than above	t_{RESW}	30	—	—	μs	
Wait time after RES# cancellation (at power-on)	At normal startup* ¹	t_{RESWT}	—	8.5	—	ms	Figure 2.27
	During fast startup time* ²	t_{RESWT}	—	560	—	μs	
Wait time after RES# cancellation (during powered-on state)		t_{RESWT}	—	120	—	μs	Figure 2.28
Independent watchdog timer reset period		t_{RESWIW}	—	1	—	IWDT clock cycle	Figure 2.29
Watchdog timer reset period		t_{RESWWW}	—	4	—	PCLKB cycle	
Software reset period		t_{RESWSW}	—	1	—	ICLK cycle	
Wait time after independent watchdog timer reset cancellation* ³		t_{RESWT2}	—	300	—	μs	
Wait time after watchdog timer reset cancellation* ⁴		t_{RESWT2}	—	300	—	μs	
Wait time after software reset cancellation		t_{RESWT2}	—	170	—	μs	

Note 1. When OFS1.(LVDAS, FASTSTUP) bits are 11b.

Note 2. When OFS1.(LVDAS, FASTSTUP) bits are a value other than 11b.

Note 3. When IWDTCR.CKS[3:0] bits are 0000b.

Note 4. When WDTCR.CKS[3:0] bits are 0001b.




Figure 2.27 Reset Input Timing at Power-On




Figure 2.28 Reset Input Timing (1)




Figure 2.29 Reset Input Timing (2)

2.3.3 Timing of Recovery from Low Power Consumption Modes

Table 2.26 Timing of Recovery from Low Power Consumption Modes (1)

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC0} = \text{VCC_RF} = \text{AVCC_RF} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$, $T_a = -40 \text{ to } +85^\circ\text{C}$

Item			Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Recovery time from software standby mode*1	High-speed mode	Crystal connected to main clock oscillator	Main clock oscillator operating*2	t_{SBYMC}	—	2	3	ms
		External clock input to main clock oscillator	Main clock oscillator operating*3	t_{SBYEX}	—	35	50	μs
		Sub-clock oscillator operating		t_{SBYSC}	—	650	800	μs
		HOCO clock oscillator operating		t_{SBYHO}	—	40	55	μs
		LOCO clock oscillator operating		t_{SBYLO}	—	40	55	μs

Note 1. The recovery time varies depending on the state of each oscillator when the WAIT instruction is executed. When multiple oscillators are operating, the recovery time varies depending on the operating state of the oscillators that are not selected as the system clock source. The above table applies when only the corresponding clock is operating.

Note 2. When the frequency of the crystal is 20 MHz.

When the main clock oscillator wait control register (MOSCWTCR) is set to 04h.

Note 3. When the frequency of the external clock is 20 MHz.

When the main clock oscillator wait control register (MOSCWTCR) is set to 00h.

Table 2.27 Timing of Recovery from Low Power Consumption Modes (2)

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC0} = \text{VCC_RF} = \text{AVCC_RF} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$, $T_a = -40 \text{ to } +85^\circ\text{C}$

Item			Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Recovery time from software standby mode*1	Middle-speed mode	Crystal connected to main clock oscillator	Main clock oscillator operating*2	t_{SBYMC}	—	2	3	ms
			Main clock oscillator and PLL circuit operating*3	t_{SBYPC}	—	2	3	ms
		External clock input to main clock oscillator	Main clock oscillator operating*4	t_{SBYEX}	—	3	4	μs
			Main clock oscillator and PLL circuit operating*5	t_{SBYPE}	—	65	85	μs
		Sub-clock oscillator operating		t_{SBYSC}	—	600	750	μs
		HOCO clock oscillator operating*6		t_{SBYHO}	—	40	50	μs
		LOCO clock oscillator operating		t_{SBYLO}	—	5	7	μs

Note 1. The recovery time varies depending on the state of each oscillator when the WAIT instruction is executed. When multiple oscillators are operating, the recovery time varies depending on the operating state of the oscillators that are not selected as the system clock source. The above table applies when only the corresponding clock is operating.

Note 2. When the frequency of the crystal is 12 MHz.

When the main clock oscillator wait control register (MOSCWTCR) is set to 04h.

Note 3. When the frequency of PLL is 12 MHz.

When the main clock oscillator wait control register (MOSCWTCR) is set to 04h.

Note 4. When the frequency of the external clock is 12 MHz.

When the main clock oscillator wait control register (MOSCWTCR) is set to 00h.

Note 5. When the frequency of PLL is 12 MHz.

When the main clock oscillator wait control register (MOSCWTCR) is set to 00h.


Note 6. This is the case when HOCO is selected as the system clock and its frequency division is set to be 8 MHz.

Table 2.28 Timing of Recovery from Low Power Consumption Modes (3)

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC0} = \text{VCC_RF} = \text{AVCC_RF} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$, $T_a = -40 \text{ to } +85^\circ\text{C}$

Item			Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Recovery time from software standby mode*1	Low-speed mode	Sub-clock oscillator operating	t_{SBYSC}	—	600	750	μs	Figure 2.30

Note 1. The sub-clock continues oscillating in software standby mode during low-speed mode.

**Figure 2.30 Software Standby Mode Recovery Timing****Table 2.29 Timing of Recovery from Low Power Consumption Modes (4)**

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC0} = \text{VCC_RF} = \text{AVCC_RF} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$, $T_a = -40 \text{ to } +85^\circ\text{C}$

Item		Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Recovery time from deep sleep mode*1	High-speed mode*2	t_{DSLP}	—	2	3.5	μs	Figure 2.31
	Middle-speed mode*3	t_{DSLP}	—	3	4	μs	
	Low-speed mode*4	t_{DSLP}	—	400	500	μs	

Note 1. Oscillators continue oscillating in deep sleep mode.

Note 2. When the frequency of the system clock is 32 MHz.

Note 3. When the frequency of the system clock is 12 MHz.

Note 4. When the frequency of the system clock is 32 kHz.




Figure 2.31 Deep Sleep Mode Recovery Timing

Table 2.30 Operating Mode Transition Time

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC}_0 = \text{VCC_RF} = \text{AVCC}_\text{RF} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS}_0 = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$, $T_a = -40 \text{ to } +85^\circ\text{C}$

Mode before Transition	Mode after Transition	ICLK Frequency	Transition Time			Unit
			Min.	Typ.	Max.	
High-speed operating mode	Middle-speed operating modes	8 MHz	—	10	—	μs
Middle-speed operating modes	High-speed operating mode	8 MHz	—	37.5	—	μs
Low-speed operating mode	Middle-speed operating mode, high-speed operating mode	32.768 kHz	—	215	—	μs
Middle-speed operating mode, high-speed operating mode	Low-speed operating mode	32.768 kHz	—	185	—	μs

Note: Values when the frequencies of PCLKA, PCLKB, PCLKD, and FCLK, are not divided.

2.3.4 Control Signal Timing

Table 2.31 Control Signal Timing

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC0} = \text{VCC_RF} = \text{AVCC_RF} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$, $T_a = -40 \text{ to } +85^\circ\text{C}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	
NMI pulse width	t _{NMIW}	200	—	—	ns	NMI digital filter is disabled (NMIFLTE.NFLTEN = 0)	t _{Pcyc} × 2 ≤ 200 ns
		t _{Pcyc} × 2 ^{*1}	—	—			t _{Pcyc} × 2 > 200 ns
		200	—	—	ns	NMI digital filter is enabled (NMIFLTE.NFLTEN = 1)	t _{NMICK} × 3 ≤ 200 ns
		t _{NMICK} × 3.5 ^{*2}	—	—			t _{NMICK} × 3 > 200 ns
IRQ pulse width	t _{IRQW}	200	—	—	ns	IRQ digital filter is disabled (IRQFLTE0.FLTENi = 0)	t _{Pcyc} × 2 ≤ 200 ns
		t _{Pcyc} × 2 ^{*1}	—	—			t _{Pcyc} × 2 > 200 ns
		200	—	—	ns	IRQ digital filter is enabled (IRQFLTE0.FLTENi = 1)	t _{IRQCK} × 3 ≤ 200 ns
		t _{IRQCK} × 3.5 ^{*3}	—	—			t _{IRQCK} × 3 > 200 ns

Note: 200 ns minimum in software standby mode.

Note 1. t_{Pcyc} indicates the cycle of PCLKB.

Note 2. t_{NMICK} indicates the cycle of the NMI digital filter sampling clock.

Note 3. t_{IRQCK} indicates the cycle of the IRQ*i* digital filter sampling clock (i = 0 to 7).




Figure 2.32 NMI Interrupt Input Timing




Figure 2.33 IRQ Interrupt Input Timing

2.3.5 Timing of On-Chip Peripheral Modules

2.3.5.1 Timing of I/O Ports

Table 2.32 Timing of I/O Ports

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC}_0 = \text{VCC_RF} = \text{AVCC_RF} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS}_0 = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$, $T_a = -40 \text{ to } +85^\circ\text{C}$

Item	Symbol	Min.	Max.	Unit *1	Test Conditions
I/O ports Input data pulse width	t_{PRW}	1.5	—	t_{Pcyc}	Figure 2.34

Note 1. t_{Pcyc} : PCLK cycle




Figure 2.34 I/O Port Input Timing



2.3.5.2 Timing of MTU/TPU

Table 2.33 Timing of MTU/TPU

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC0} = \text{VCC_RF} = \text{AVCC_RF} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$, $T_a = -40 \text{ to } +85^\circ\text{C}$

Item		Symbol	Min.	Max.	Unit *1	Test Conditions
MTU/TPU	Input capture input pulse width	t_{TICW}	1.5	—	t_{Pcyc}	Figure 2.35
	Both-edge setting		2.5	—		
	Timer clock pulse width	t_{TCKWH}, t_{TCKWL}	1.5	—		
	Single-edge setting		2.5	—		
	Both-edge setting		2.5	—		
	Phase counting mode		2.5	—		

Note 1. t_{Pcyc} : PCLK cycle

**Figure 2.35 MTU Input/Output Timing****Figure 2.36 MTU Clock Input Timing**


2.3.5.3 Timing of POE

Table 2.34 Timing of POE

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC}_0 = \text{VCC_RF} = \text{AVCC_RF} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS}_0 = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$, $T_a = -40 \text{ to } +85^\circ\text{C}$

Item	Symbol	Min.	Max.	Unit *1	Test Conditions
POE	t_{POEW}	1.5	—	t_{Pcyc}	Figure 2.37

Note 1. t_{Pcyc} : PCLK cycle

**Figure 2.37 POE# Input Timing**


2.3.5.4 Timing of TMR

Table 2.35 Timing of TMR

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC}_0 = \text{VCC_RF} = \text{AVCC_RF} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS}_0 = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$, $T_a = -40 \text{ to } +85^\circ\text{C}$

Item	Symbol	Min.	Max.	Unit *1	Test Conditions
TMR	t_{TMCWH} , t_{TMCWL}	1.5	—	t_{Pcyc}	Figure 2.38
	Both-edge setting	2.5	—		

Note 1. t_{Pcyc} : PCLK cycle

**Figure 2.38 TMR Clock Input Timing**


2.3.5.5 Timing of SCI

Table 2.36 Timing of SCI

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC}_0 = \text{VCC_RF} = \text{AVCC_RF} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS}_0 = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$, $T_a = -40 \text{ to } +85^\circ\text{C}$

Item			Symbol	Min.	Max.	Unit *1	Test Conditions	
SCI	Input clock cycle time	Asynchronous	t_{Scyc}	4	—	t_{Pcyc}	Figure 2.39	
		Clock synchronous		6	—			
	Input clock pulse width		t_{SCKW}	0.4	0.6	t_{Scyc}		
	Input clock rise time		t_{SCKr}	—	20	ns		
	Input clock fall time		t_{SCKf}	—	20	ns		
	Output clock cycle time	Asynchronous	t_{Scyc}	16	—	t_{Pcyc}	Figure 2.40	
		Clock synchronous		4	—			
	Output clock pulse width		t_{SCKW}	0.4	0.6	t_{Scyc}		
	Output clock rise time		t_{SCKr}	—	20	ns		
	Output clock fall time		t_{SCKf}	—	20	ns		
SCI	Transmit data delay time (master)	Clock synchronous	t_{TXD}	—	40	ns	Figure 2.40	
	Transmit data delay time (slave)	2.7 V or above		—	65	ns		
		1.8 V or above		—	100	ns		
	Receive data setup time (master)	Clock synchronous		65	—	ns		
		1.8 V or above		90	—	ns		
	Receive data setup time (slave)	Clock synchronous	t_{RXS}	40	—	ns		
	Receive data hold time			40	—	ns		
	Clock synchronous		t_{RXH}	40	—	ns		

Note 1. t_{Pcyc} : PCLK cycle

**Figure 2.39 SCK Clock Input Timing**




Figure 2.40 SCI Input/Output Timing: Clock Synchronous Mode

Table 2.37 Timing of Simple I²C

Conditions: $2.7 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC}_0 = \text{VCC_RF} = \text{AVCC_RF} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS}_0 = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$, $\text{fPCLKB} \leq 32 \text{ MHz}$, $T_a = -40 \text{ to } +85^\circ\text{C}$

Item		Symbol	Min.*1	Max.	Unit	Test Conditions
Simple I ² C (Standard mode)	SSDA rise time	t_{Sr}	—	1000	ns	Figure 2.41
	SSDA fall time	t_{Sf}	—	300	ns	
	SSDA spike pulse removal time	t_{SP}	0	$4 \times t_{Pcyc}$	ns	
	Data setup time	t_{SDAS}	250	—	ns	
	Data hold time	t_{SDAH}	0	—	ns	
	SSCL, SSDA capacitive load	C_b	—	400	pF	
Simple I ² C (Fast mode)	SSDA rise time	t_{Sr}	—	300	ns	Figure 2.41
	SSDA fall time	t_{Sf}	—	300	ns	
	SSDA spike pulse removal time	t_{SP}	0	$4 \times t_{Pcyc}$	ns	
	Data setup time	t_{SDAS}	100	—	ns	
	Data hold time	t_{SDAH}	0	—	ns	
	SSCL, SSDA capacitive load	C_b	—	400	pF	

Note: t_{Pcyc} : PCLK cycle

Note 1. C_b is the total capacitance of the bus lines.


Figure 2.41 RIIC Bus Interface Input/Output Timing and Simple I²C Bus Interface Input/Output Timing

Table 2.38 Timing of Simple SPI

Conditions: $1.8 \text{ V} \leq VCC = VCC_USB = AVCC0 = VCC_RF = AVCC_RF \leq 3.6 \text{ V}$, $VSS = AVSS0 = VSS_USB = VSS_RF = 0 \text{ V}$, $T_a = -40 \text{ to } +85^\circ\text{C}$

Item		Symbol	Min.	Max.	Unit*1	Test Conditions	
Simple SPI	SCK clock cycle output (master)	t_{SPcyc}	4	65536	t_{Pcyc}	Figure 2.42	
	SCK clock cycle input (slave)		6	65536	t_{Pcyc}		
	SCK clock high pulse width	t_{SPCKWH}	0.4	0.6	t_{SPcyc}		
	SCK clock low pulse width	t_{SPCKWL}	0.4	0.6	t_{SPcyc}		
	SCK clock rise/fall time	t_{SPCKr}, t_{SPCKf}	—	20	ns		
	Data input setup time (master)	t_{SU}	65	—	ns	Figure 2.43, Figure 2.44	
	2.7 V or above		95	—			
	1.8 V or above		40	—			
	Data input setup time (slave)	t_H	40	—	ns		
	Data input hold time	t_{LEAD}	3	—	t_{SPcyc}		
	SSL input setup time	t_{LAG}	3	—	t_{SPcyc}		
	Data output delay time (master)	t_{OD}	—	40	ns		
	Data output delay time (slave)		—	65	ns		
	2.7 V or above		—	100			
	1.8 V or above	t_{OH}	-10	—			
	Data output hold time (master)		-20	—			
	2.7 V or above		-10	—			
	1.8 V or above	t_{DR}, t_{Df}	—	20	ns	Figure 2.45, Figure 2.46	
	Data rise/fall time		—	20	ns		
	SSL input rise/fall time		—	20	ns		
	Slave access time	t_{SA}	—	6	t_{Pcyc}		
	Slave output release time	t_{REL}	—	6	t_{Pcyc}		

Note 1. t_{Pcyc} : PCLK cycle




Figure 2.42 RSPI Clock Timing and Simple SPI Clock Timing




Figure 2.43 RSPI Timing (Master, CPHA = 0) and Simple SPI Clock Timing (Master, CKPH = 1)




Figure 2.44 RSPI Timing (Master, CPHA = 1) and Simple SPI Clock Timing (Master, CKPH = 0)




Figure 2.45 RSPI Timing (Slave, CPHA = 0) and Simple SPI Clock Timing (Slave, CKPH = 1)




Figure 2.46 RSPI Timing (Slave, CPHA = 1) and Simple SPI Clock Timing (Slave, CKPH = 0)

2.3.5.6 Timing of RIIC

Table 2.39 Timing of RIIC

Conditions: $2.7 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC}_0 = \text{VCC_RF} = \text{AVCC}_\text{RF} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS}_0 = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$, $f_{\text{PCLKB}} \leq 32 \text{ MHz}$, $T_a = -40 \text{ to } +85^\circ\text{C}$

Item	Symbol	Min.*1, *2	Max.	Unit	Test Conditions
RIIC (Standard mode, SMBus)	SCL cycle time	t_{SCL}	$6(12) \times t_{\text{IICcyc}} + 1300$	—	ns
	SCL high pulse width	t_{SCLH}	$3(6) \times t_{\text{IICcyc}} + 300$	—	ns
	SCL low pulse width	t_{SCLL}	$3(6) \times t_{\text{IICcyc}} + 300$	—	ns
	SCL, SDA rise time	t_{Sr}	—	1000	ns
	SCL, SDA fall time	t_{Sf}	—	300	ns
	SCL, SDA spike pulse removal time	t_{SP}	0	$1(4) \times t_{\text{IICcyc}}$	ns
	SDA bus free time	t_{BUF}	$3(6) \times t_{\text{IICcyc}} + 300$	—	ns
	START condition hold time	t_{STAH}	$t_{\text{IICcyc}} + 300$	—	ns
	Repeated START condition setup time	t_{STAS}	1000	—	ns
	STOP condition setup time	t_{STOS}	1000	—	ns
	Data setup time	t_{SDAS}	$t_{\text{IICcyc}} + 50$	—	ns
	Data hold time	t_{SDAH}	0	—	ns
RIIC (Fast mode)	SCL cycle time	t_{SCL}	$6(12) \times t_{\text{IICcyc}} + 600$	—	ns
	SCL high pulse width	t_{SCLH}	$3(6) \times t_{\text{IICcyc}} + 300$	—	ns
	SCL low pulse width	t_{SCLL}	$3(6) \times t_{\text{IICcyc}} + 300$	—	ns
	SCL, SDA rise time	t_{Sr}	—	300	ns
	SCL, SDA fall time	t_{Sf}	—	300	ns
	SCL, SDA spike pulse removal time	t_{SP}	0	$1(4) \times t_{\text{IICcyc}}$	ns
	SDA bus free time	t_{BUF}	$3(6) \times t_{\text{IICcyc}} + 300$	—	ns
	START condition hold time	t_{STAH}	$t_{\text{IICcyc}} + 300$	—	ns
	Repeated START condition setup time	t_{STAS}	300	—	ns
	STOP condition setup time	t_{STOS}	300	—	ns
	Data setup time	t_{SDAS}	$t_{\text{IICcyc}} + 50$	—	ns
	Data hold time	t_{SDAH}	0	—	ns
	SCL, SDA capacitive load	C_b	—	400	pF

Note: t_{IICcyc} : RIIC internal reference clock (IIC φ) cycle

Note 1. The value in parentheses is used when the ICMR3.NF[1:0] bits are set to 11b while a digital filter is enabled with the ICFER.NFE bit = 1.

Note 2. C_b is the total capacitance of the bus lines.




Figure 2.47 RIIC Bus Interface Input/Output Timing and Simple I²C Bus Interface Input/Output Timing

2.3.5.7 Timing of RSPI

Table 2.40 Timing of RSPI

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC0} = \text{VCC_RF} = \text{AVCC_RF} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$, $T_a = -40 \text{ to } +85^\circ\text{C}$, $C = 30 \text{ pF}$, when high-drive output is selected by the drive capacity control register

Item			Symbol	Min.	Max.	Unit	Test Conditions
RSPI	RSPCK clock cycle	Master	t_{SPCyc}	2	4096	t_{Pcyc}^{*1}	Figure 2.48
		Slave		8	4096		
RSPI	RSPCK clock high pulse width	Master	t_{SPCKWH}	$(t_{SPCyc} - t_{SPCKr} - t_{SPCKf})/2 - 3$	—	ns	
		Slave		$(t_{SPCyc} - t_{SPCKr} - t_{SPCKf})/2$	—		
RSPI	RSPCK clock low pulse width	Master	t_{SPCKWL}	$(t_{SPCyc} - t_{SPCKr} - t_{SPCKf})/2 - 3$	—	ns	
		Slave		$(t_{SPCyc} - t_{SPCKr} - t_{SPCKf})/2$	—		
RSPI	RSPCK clock rise/fall time	Output	t_{SPCKr}	—	10	ns	Figure 2.49 to Figure 2.52
		1.8 V or above		—	15		
		Input	t_{SPCKf}	—	1	μs	
RSPI	Data input setup time	Master	t_{SU}	10	—	ns	Figure 2.49 to Figure 2.52
		1.8 V or above		30	—		
		Slave		$25 - t_{Pcyc}$	—		
RSPI	Data input hold time	Master	t_H	t_{Pcyc}	—	ns	
		RSPCK set to a division ratio other than PCLKB divided by 2	t_{HF}	0	—		
		RSPCK set to PCLKB divided by 2	t_H	$20 + 2 \times t_{Pcyc}$	—		
RSPI	SSL setup time	Master	t_{LEAD}	$-30 + N^{*2} \times t_{SPCyc}$	—	ns	
		Slave		2	—	t_{Pcyc}	
RSPI	SSL hold time	Master	t_{LAG}	$-30 + N^{*3} \times t_{SPCyc}$	—	ns	
		Slave		2	—	t_{Pcyc}	
RSPI	Data output delay time	Master	t_{OD}	—	14	ns	
		1.8 V or above		—	30		
		Slave	t_{OD}	—	$3 \times t_{Pcyc} + 65$		
		1.8 V or above		—	$3 \times t_{Pcyc} + 105$		
RSPI	Data output hold time	Master	t_{OH}	0	—	ns	
		Slave		0	—		
RSPI	Successive transmission delay time	Master	t_{TD}	$t_{SPCyc} + 2 \times t_{Pcyc}$	$8 \times t_{SPCyc} + 2 \times t_{Pcyc}$	ns	
		Slave		$4 \times t_{Pcyc}$	—		
RSPI	MOSI and MISO rise/fall time	Output	t_{Dr}, t_{Df}	—	10	ns	
		1.8 V or above		—	15		
		Input		—	1	μs	
RSPI	SSL rise/fall time	Output	t_{SSLr}, t_{SSLf}	—	10	ns	
		1.8 V or above		—	15	ns	
		Input		—	1	μs	
RSPI	Slave access time	2.7 V or above	t_{SA}	—	6	t_{Pcyc}	Figure 2.51, Figure 2.52
		1.8 V or above		—	7		
RSPI	Slave output release time	2.7 V or above	t_{REL}	—	5	t_{Pcyc}	
		1.8 V or above		—	6		

Note 1. t_{SPcyc} : PCLK cycle

Note 2. N: An integer from 1 to 8 that can be set by the RSPI clock delay register (SPCKD)

Note 3. N: An integer from 1 to 8 that can be set by the RSPI slave select negation delay register (SSLND)




Figure 2.48 RSPI Clock Timing and Simple SPI Clock Timing




Figure 2.49 RSPI Timing (Master, CPHA = 0) and Simple SPI Clock Timing (Master, CKPH = 1)




Figure 2.50 RSPI Timing (Master, CPHA = 1) and Simple SPI Clock Timing (Master, CKPH = 0)




Figure 2.51 RSPI Timing (Slave, CPHA = 0) and Simple SPI Clock Timing (Slave, CKPH = 1)






Figure 2.52 RSPI Timing (Slave, CPHA = 1) and Simple SPI Clock Timing (Slave, CKPH = 0)

2.3.5.8 Timing of SSI

Table 2.41 Timing of SSI

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC}_0 = \text{VCC_RF} = \text{AVCC}_\text{RF} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS}_0 = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$, $f_{\text{PCLKB}} \leq 32 \text{ MHz}$, $T_a = -40 \text{ to } +85^\circ\text{C}$

Item			Symbol	Min.	Max.	Unit	Test Conditions
SSI	AUDIO_MCLK input frequency	2.7 V or above	t_{AUDIO}	1	25	MHz	
		1.8 V or above		1	4		
Output clock cycle		t_O	250	—	ns	Figure 2.53	
Input clock cycle		t_I	250	—	ns		
Clock high level		t_{HC}	0.4	0.6	to, ti		
Clock low level		t_{LC}	0.4	0.6	to, ti		
Clock rise time		t_{RC}	—	20	ns		
Data delay time	2.7 V or above	t_{DTR}	—	65	ns	Figure 2.54 Figure 2.55	
	1.8 V or above		—	105	ns		
Setup time	2.7 V or above	t_{SR}	65	—	ns		
	1.8 V or above		90	—	ns		
Hold time		t_{HTR}	40	—	ns		
WS changing edge SSIDATA output delay		t_{DTRW}	—	105	ns	Figure 2.56	

**Figure 2.53 SSI Clock Input/Output Timing****Figure 2.54 SSI Transmission/Reception Timing (SSICR.SCKP = 0)**





Figure 2.55 SSI Transmission/Reception Timing (SSICR.SCKP = 1)



Note. Timing to output the MSB bit during slave transmission from SSIWSn when DEL = 1 and SDTA = 0 or DEL = 1, SDTA = 1, and SWL[2:0] = DWL[2:0]

Figure 2.56 SSIDATA Output Delay After SSIWSn Changing Edge

2.3.5.9 Timing of SDHI

Table 2.42 Timing of SDHI

Conditions: $2.7 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC}_0 = \text{VCC_RF} = \text{AVCC}_\text{RF} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS}_0 = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$, $f_{\text{PCLKB}} \leq 32 \text{ MHz}$, $T_a = -40 \text{ to } +85^\circ\text{C}$, when high-drive output is selected by the drive capacity control register

Item		Symbol	Min.	Max.	Unit	Test Conditions
SDHI	SDHI_CLK pin output cycle time	$t_{PP(\text{SD})}$	62.5	—	ns	Figure 2.57
	SDHI_CLK pin output high pulse width	$t_{WH(\text{SD})}$	18.25	—	ns	
	SDHI_CLK pin output low pulse width	$t_{WL(\text{SD})}$	18.25	—	ns	
	SDHI_CLK pin output rise time	$t_{TLH(\text{SD})}$	—	10	ns	
	SDHI_CLK pin output fall time	$t_{THL(\text{SD})}$	—	10	ns	
	Output data delay time (data transfer mode) for SDHI_CMD and SDHI_D0 to SDHI_D3 pins	$t_{ODLY(\text{SD})}$	-18.25	18.25	ns	
	Input data setup time for SDHI_CMD and SDHI_D0 to SDHI_D3 pins	$t_{ISU(\text{SD})}$	9.25	—	ns	
	Input data hold time for SDHI_CMD and SDHI_D0 to SDHI_D3 pins	$t_{IH(\text{SD})}$	8.3	—	ns	




Figure 2.57 SD Host Interface Input/Output Signal Timing


2.3.5.10 Timing of A/D Converter Trigger

Table 2.43 Timing of A/D Converter Trigger

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC0} = \text{VCC_RF} = \text{AVCC_RF} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$, $T_a = -40 \text{ to } +85^\circ\text{C}$

Item	Symbol	Min.	Max.	Unit *1	Test Conditions
A/D converter Trigger input pulse width	t_{TRGW}	1.5	—	t_{Pcyc}	Figure 2.58

Note 1. t_{Pcyc} : PCLK cycle

**Figure 2.58 A/D Converter External Trigger Input Timing**

2.3.5.11 Timing of CAC

Table 2.44 Timing of CAC

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC0} = \text{VCC_RF} = \text{AVCC_RF} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$, $T_a = -40 \text{ to } +85^\circ\text{C}$

Item	Symbol	Min.	Max.	Unit *1	Test Conditions
CAC	t_{CACREF}	$4.5 t_{cac} + 3 t_{Pcyc}$	—	ns	
		$5 t_{cac} + 6.5 t_{Pcyc}$	—		

Note 1. t_{Pcyc} : PCLK cycle

Note 2. t_{cac} : CAC count clock source cycle

2.3.5.12 Timing of CLKOUT

Table 2.45 Timing of CLKOUT


Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC}_0 = \text{VCC_RF} = \text{AVCC}_\text{RF} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS}_0 = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$, $T_a = -40 \text{ to } +85^\circ\text{C}$

Item		Symbol	Min.	Max.	Unit *1	Test Conditions
CLKOUT	CLKOUT pin output cycle* ³	VCC = 2.7 V or above	t_{Cyc}	62.5	—	Figure 2.59
		VCC = 1.8 V or above		125	—	
	CLKOUT pin high pulse width* ²	VCC = 2.7 V or above	t_{CH}	15	—	
		VCC = 1.8 V or above		30	—	
	CLKOUT pin low pulse width* ²	VCC = 2.7 V or above	t_{CL}	15	—	
		VCC = 1.8 V or above		30	—	
	CLKOUT pin output rise time	VCC = 2.7 V or above	t_{Cr}	—	12	
		VCC = 1.8 V or above		—	25	
	CLKOUT pin output fall time	VCC = 2.7 V or above	t_{Cf}	—	12	
		VCC = 1.8 V or above		—	25	

Note 1. t_{Pcyc} : PCLK cycle

Note 2. When the LOCO is selected as the clock output source (the CKOCR.CKOSEL[2:0] bits are 000b), set the clock output division ratio selection to divided by 2 (the CKOCR.CKODIV[2:0] bits are 001b).

Note 3. When the EXTAL external clock input or an oscillator is used with divided by 1 (the CKOCR.CKOSEL[2:0] bits are 010b and the CKOCR.CKODIV[2:0] bits are 000b) to output from CLKOUT, the above should be satisfied with an input duty cycle of 45 to 55%.



Test conditions: $V_{\text{OH}} = \text{VCC} \times 0.7$, $V_{\text{OL}} = \text{VCC} \times 0.3$, $I_{\text{OH}} = -1.0 \text{ mA}$, $I_{\text{OL}} = 1.0 \text{ mA}$, $C = 30 \text{ pF}$

Figure 2.59 CLKOUT Output Timing

2.3.5.13 Timing of CLKOUT_RF


Table 2.46 Timing of CLKOUT_RF

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC}_0 = \text{VCC_RF} = \text{AVCC_RF} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS}_0 = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$, $T_a = -40 \text{ to } +85^\circ\text{C}$

Item		Symbol	Min.	Max.	Unit *1	Test Conditions
CLKOUT_RF *2	CLKOUT_RF pin output cycle	t_{CRFcyc}	250	—	ns	Figure 2.60
	CLKOUT_RF pin high pulse width	t_{CRFH}	100	—	ns	
	CLKOUT_RF pin low pulse width	t_{CRFL}	100	—	ns	
	CLKOUT_RF pin output rise time	t_{CRFr}	—	5	ns	
	CLKOUT_RF pin output fall time	t_{CRFf}	—	5	ns	

Note 1. t_{Pcyc} : PCLK cycle

Note 2. The voltage for VCC_RF when CLKOUT_RF pin is to be used is between 3.0 V and 3.6 V.



Test conditions: $V_{OH} = \text{VCC_RF} \times 0.8$, $V_{OL} = \text{VCC_RF} \times 0.2$

Note. The voltage for VCC_RF pin when CLKOUT_RF is to be used is between 3.0 V and 3.6 V.

Figure 2.60 CLKOUT_RF Output Timing

2.4 USB Characteristics

Table 2.47 USB Characteristics (USB0_DP and USB0_DM Pin Characteristics)

Conditions: $3.0 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC} = \text{VCC_RF} = \text{AVCC_RF} < 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$, $T_a = -40 \text{ to } +85^\circ\text{C}$

Item		Symbol	Min.	Max.	Unit	Test Conditions
Input characteristics	Input high level voltage	V_{IH}	2.0	—	V	USB0_DP – USB0_DM
	Input low level voltage	V_{IL}	—	0.8	V	
	Differential input sensitivity	V_{DI}	0.2	—	V	
	Differential common mode range	V_{CM}	0.8	2.5	V	
Output characteristics	Output high level voltage	V_{OH}	2.8	VCC_USB	V	$I_{OH} = -200 \mu\text{A}$
	Output low level voltage	V_{OL}	0.0	0.3	V	$I_{OL} = 2 \text{ mA}$
	Cross-over voltage	V_{CRS}	1.3	2.0	V	Figure 2.61, Figure 2.62
	Rise time	t_r	4	20	ns	
			75	300		
	Fall time	t_f	4	20	ns	
			75	300		
	Rise/fall time ratio	t_r/t_f	90	111.11	%	t_r/t_f
			80	125		
VBUS characteristics	Output resistance		Z_{DRV}	28	44	Ω
						(Adjusting the resistance by external elements is not necessary.)
Pull-up, pull-down	VBUS input voltage		V_{IH}	$\text{VCC} \times 0.8$	—	V
			V_{IL}	—	$\text{VCC} \times 0.2$	V
Battery Charging Specification Ver 1.2	Pull-down resistor		R_{PD}	14.25	24.80	k Ω
	Pull-up resistor		R_{PUI}	0.9	1.575	k Ω
			R_{PUA}	1.425	3.09	k Ω
D+ sink current		I_{DP_SINK}	25	175	μA	
D- sink current		I_{DM_SINK}	25	175	μA	
DCD source current		I_{DP_SRC}	7	13	μA	
Data detection voltage		V_{DAT_REF}	0.25	0.4	V	
D+ source current		V_{DP_SRC}	0.5	0.7	V	Output current = 250 μA
D- source current		V_{DM_SRC}	0.5	0.7	V	Output current = 250 μA




Figure 2.61 USB0_DP and USB0_DM Output Timing




Figure 2.62 Test Circuit

2.5 A/D Conversion Characteristics




Figure 2.63 VREFH0 Voltage Range vs. AVCC0

Table 2.48 A/D Conversion Characteristics (1)

Conditions: $2.7 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC0} = \text{VCC_RF} = \text{AVCC_RF} \leq 3.6 \text{ V}$, $2.7 \text{ V} \leq \text{VREFH0} \leq \text{AVCC0}$, reference voltage = VREFH0 selected, $\text{VSS} = \text{AVSS0} = \text{VREFL0} = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$, $T_a = -40 \text{ to } +85^\circ\text{C}$

Item	Min.	Typ.	Max.	Unit	Test Conditions
Frequency	1	—	54	MHz	
Resolution	—	—	12	Bit	
Conversion time*1 (Operation at PCLKD = 54 MHz)	0.83	—	—	μs	High-precision channel The ADCSR.ADHS bit is 0 The ADSSTRn register is 0Dh
	1.33	—	—		Normal-precision channel The ADCSR.ADHS bit is 0 The ADSSTRn register is 28h
Analog input capacitance	Cs	—	15	pF	Pin capacitance included Figure 2.64
Analog input resistance	Rs	—	2.5	kΩ	Figure 2.64
Analog input voltage range	Ain	0	VREFH0	V	
Offset error	—	±0.5	±4.5	LSB	High-precision channel
	—		±6.0	LSB	Other than above
Full-scale error	—	±0.75	±4.5	LSB	High-precision channel
	—		±6.0	LSB	Other than above
Quantization error	—	±0.5	—	LSB	
Absolute accuracy	—	±1.25	±5.0	LSB	High-precision channel
	—		±8.0	LSB	Other than above
DNL differential non-linearity error	—	±1.0	—	LSB	
INL integral non-linearity error	—	±1.0	±3.0	LSB	

Note: The characteristics apply when no pin functions other than A/D converter input are used. Absolute accuracy includes quantization errors. Offset error, full-scale error, DNL differential non-linearity error, and INL integral non-linearity error do not include quantization errors.

Note 1. The conversion time is the sum of the sampling time and the comparison time. As the test conditions, the number of sampling states is indicated.

Table 2.49 A/D Conversion Characteristics (2)

Conditions: $2.4 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC0} = \text{VCC_RF} = \text{AVCC_RF} \leq 3.6 \text{ V}$, $2.4 \text{ V} \leq \text{VREFH0} \leq \text{AVCC0}$,
 reference voltage = VREFH0 selected, $\text{VSS} = \text{AVSS0} = \text{VREFL0} = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$, $T_a = -40 \text{ to } +85^\circ\text{C}$

Item		Min.	Typ.	Max.	Unit	Test Conditions
Frequency		1	—	32	MHz	
Resolution		—	—	12	Bit	
Conversion time*1 (Operation at PCLKD = 32 MHz)	Permissible signal source impedance (Max.) = 1.3 kΩ	1.41	—	—	μs	High-precision channel The ADCSR.ADHSC bit is 0 The ADSSTRn register is 0Dh
		2.25	—	—		Normal-precision channel The ADCSR.ADHSC bit is 0 The ADSSTRn register is 28h
Analog input capacitance	Cs	—	—	15	pF	Pin capacitance included Figure 2.64
Analog input resistance	Rs	—	—	2.5	kΩ	Figure 2.64
Offset error		—	±0.5	±4.5	LSB	
Full-scale error		—	±0.75	±4.5	LSB	
Quantization error		—	±0.5	—	LSB	
Absolute accuracy		—	±1.25	±5.0	LSB	High-precision channel
		—		±8.0	LSB	Other than above
DNL differential non-linearity error		—	±1.0	—	LSB	
INL integral non-linearity error		—	±1.0	±4.5	LSB	

Note: The characteristics apply when no pin functions other than A/D converter input are used. Absolute accuracy includes quantization errors. Offset error, full-scale error, DNL differential non-linearity error, and INL integral non-linearity error do not include quantization errors.

Note 1. The conversion time is the sum of the sampling time and the comparison time. As the test conditions, the number of sampling states is indicated.

Table 2.50 A/D Conversion Characteristics (3)

Conditions: $2.7 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC0} = \text{VCC_RF} = \text{AVCC_RF} \leq 3.6 \text{ V}$, $2.7 \text{ V} \leq \text{VREFH0} \leq \text{AVCC0}$,
reference voltage = VREFH0 selected, $\text{VSS} = \text{AVSS0} = \text{VREFL0} = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$, $T_a = -40 \text{ to } +85^\circ\text{C}$

Item		Min.	Typ.	Max.	Unit	Test Conditions
Frequency		1	—	27	MHz	
Resolution		—	—	12	Bit	
Conversion time* ¹ (Operation at PCLKD = 27 MHz)	Permissible signal source impedance (Max.) = 1.1 kΩ	2	—	—	μs	High-precision channel The ADCSR.ADHSC bit is 1 The ADSSTRn.SST[7:0] bits are 0Dh
		3	—	—		Normal-precision channel The ADCSR.ADHSC bit is 1 The ADSSTRn.SST[7:0] bits are 28h
Analog input capacitance	C _s	—	—	15	pF	Pin capacitance included Figure 2.64
Analog input resistance	R _s	—	—	2.5	kΩ	Figure 2.64
Offset error		—	±0.5	±4.5	LSB	
Full-scale error		—	±0.75	±4.5	LSB	
Quantization error		—	±0.5	—	LSB	
Absolute accuracy		—	±1.25	±5.0	LSB	High-precision channel
				±8.0	LSB	Other than above
DNL differential non-linearity error		—	±1.0	—	LSB	
INL integral non-linearity error		—	±1.0	±3.0	LSB	

Note: The characteristics apply when no pin functions other than A/D converter input are used. Absolute accuracy includes quantization errors. Offset error, full-scale error, DNL differential non-linearity error, and INL integral non-linearity error do not include quantization errors.

Note 1. The conversion time is the sum of the sampling time and the comparison time. As the test conditions, the number of sampling states is indicated.

Table 2.51 A/D Conversion Characteristics (4)

Conditions: $2.4 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC0} = \text{VCC_RF} = \text{AVCC_RF} \leq 3.6 \text{ V}$, $2.4 \text{ V} \leq \text{VREFH0} \leq \text{AVCC0}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = 0 \text{ V}$, reference voltage = VREFH0 selected, $T_a = -40 \text{ to } +85^\circ\text{C}$

Item		Min.	Typ.	Max.	Unit	Test Conditions
Frequency		1	—	16	MHz	
Resolution		—	—	12	Bit	
Conversion time*1 (Operation at PCLKD = 16 MHz)	Permissible signal source impedance (Max.) = 2.2 kΩ	3.38	—	—	μs	High-precision channel The ADCSR.ADHSC bit is 1 The ADSSTRn register is 0Dh
		5.06	—	—		Normal-precision channel The ADCSR.ADHSC bit is 1 The ADSSTRn register is 28h
Analog input capacitance	Cs	—	—	15	pF	Pin capacitance included Figure 2.64
Analog input resistance	Rs	—	—	2.5	kΩ	Figure 2.64
Offset error		—	±0.5	±4.5	LSB	
Full-scale error		—	±0.75	±4.5	LSB	
Quantization error		—	±0.5	—	LSB	
Absolute accuracy		—	±1.25	±5.0	LSB	High-precision channel
		—		±8.0	LSB	Other than above
DNL differential non-linearity error		—	±1.0	—	LSB	
INL integral non-linearity error		—	±1.0	±3.0	LSB	

Note: The characteristics apply when no pin functions other than A/D converter input are used. Absolute accuracy includes quantization errors. Offset error, full-scale error, DNL differential non-linearity error, and INL integral non-linearity error do not include quantization errors.

Note 1. The conversion time is the sum of the sampling time and the comparison time. As the test conditions, the number of sampling states is indicated.

Table 2.52 A/D Conversion Characteristics (5)

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC0} = \text{VCC_RF} = \text{AVCC_RF} \leq 3.6 \text{ V}$, $1.8 \text{ V} \leq \text{VREFH0} \leq \text{AVCC0}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = 0 \text{ V}$, reference voltage = VREFH0 selected, $T_a = -40 \text{ to } +85^\circ\text{C}$


Item	Min.	Typ.	Max.	Unit	Test Conditions
Frequency	1	—	8	MHz	
Resolution	—	—	12	Bit	
Conversion time* ¹ (Operation at PCLKD = 8 MHz)	6.75	—	—	μs	High-precision channel The ADCSR.ADHSC bit is 1 The ADSSTRn register is 0Dh
	10.13	—	—		Normal-precision channel The ADCSR.ADHSC bit is 1 The ADSSTRn register is 28h
Analog input capacitance	C _s	—	15	pF	Pin capacitance included Figure 2.64
Analog input resistance	R _s	—	2.5	kΩ	Figure 2.64
Offset error	—	±1	±7.5	LSB	
Full-scale error	—	±1.5	±7.5	LSB	
Quantization error	—	±0.5	—	LSB	
Absolute accuracy	—	±3.0	±8.0	LSB	
DNL differential non-linearity error	—	±1.0	—	LSB	
INL integral non-linearity error	—	±1.25	±3.0	LSB	

Note: The characteristics apply when no pin functions other than A/D converter input are used. Absolute accuracy includes quantization errors. Offset error, full-scale error, DNL differential non-linearity error, and INL integral non-linearity error do not include quantization errors.

Note 1. The conversion time is the sum of the sampling time and the comparison time. As the test conditions, the number of sampling states is indicated.

Table 2.53 A/D Converter Channel Classification

Classification	Channel	Conditions	Remarks
High-precision channel	AN000 to AN007	AVCC0 = 1.8 to 3.6 V	Pins AN000 to AN007 cannot be used as digital outputs when the A/D converter is in use.
Normal-precision channel	AN016 to AN020, AN027		
Internal reference voltage input channel	Internal reference voltage	AVCC0 = 2.0 to 3.6 V	
Temperature sensor input channel	Temperature sensor output	AVCC0 = 2.0 to 3.6 V	

**Figure 2.64 Equivalent Circuit**




Figure 2.65 Illustration of A/D Converter Characteristic Terms

Absolute accuracy

Absolute accuracy is the difference between output code based on the theoretical A/D conversion characteristics and the actual A/D conversion result. When measuring absolute accuracy, the voltage at the midpoint of the width of analog input voltage (1-LSB width), that can meet the expectation of outputting an equal code based on the theoretical A/D conversion characteristics, is used as an analog input voltage. For example, if 12-bit resolution is used and if reference voltage ($VREFH0 = 3.072\text{ V}$), then 1-LSB width becomes 0.75 mV , and $0\text{ mV}, 0.75\text{ mV}, 1.5\text{ mV}, \dots$ are used as analog input voltages.

If analog input voltage is 6 mV , absolute accuracy = $\pm 5\text{ LSB}$ means that the actual A/D conversion result is in the range of 003h to $00D\text{h}$, although an output code, 008h , can be expected from the theoretical A/D conversion characteristics.

Integral non-linearity error (INL)

The integral non-linearity error is the maximum deviation between the ideal line when the measured offset and full-scale errors are zeroed, and the actual output code.

Differential non-linearity error (DNL)

The differential non-linearity error is the difference between 1 LSB width based on the ideal A/D conversion characteristics and the width of the actual output code.

Offset error

An offset error is the difference between a transition point of the ideal first output code and the actual first output code.

Full-scale error

A full-scale error is the difference between a transition point of the ideal last output code and the actual last output code.

2.6 D/A Conversion Characteristics

Table 2.54 D/A Conversion Characteristics (1)

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC0} = \text{VCC_RF} = \text{AVCC_RF} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$, $T_a = -40 \text{ to } +85^\circ\text{C}$, Reference voltage = AVCC0 or AVSS0 selected

Item	Min.	Typ.	Max.	Unit	Test Conditions
Resolution	—	—	12	Bit	
Resistive load	30	—	—	kΩ	
Capacitive load	—	—	50	pF	
Output voltage range	0.35	—	AVCC0 - 0.47	V	
DNL differential non-linearity error	—	±0.5	±2.0	LSB	
INL integral non-linearity error	—	±2.0	±8.0	LSB	
Offset error	—	—	±30	mV	
Full-scale error	—	—	±30	mV	
Output resistance	—	5	—	Ω	
Conversion time	—	—	30	μs	

Table 2.55 D/A Conversion Characteristics (2)

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC0} = \text{VCC_RF} = \text{AVCC_RF} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$, $T_a = -40 \text{ to } +85^\circ\text{C}$, Reference voltage = internal reference voltage selected

Item	Min.	Typ.	Max.	Unit	Test Conditions
Resolution	—	—	12	Bit	
Internal reference voltage (Vbgr)	1.36	1.43	1.50	V	
Resistive load	30	—	—	kΩ	
Capacitive load	—	—	50	pF	
Output voltage range	0.35	—	Vbgr	V	
DNL differential non-linearity error	—	±2.0	±16.0	LSB	
INL integral non-linearity error	—	±8.0	±16.0	LSB	
Offset error	—	—	30	mV	
Output resistance	—	5	—	Ω	
Conversion time	—	—	30	μs	




Figure 2.66 Illustration of D/A Converter Characteristic Terms

Integral non-linearity error (INL)

The integral non-linearity error is the maximum deviation between the ideal line when the measured offset and full-scale errors are zeroed, and the actual output code.

Differential non-linearity error (DNL)

The differential non-linearity error is the difference between 1-LSB width based on the ideal D/A conversion characteristics and the width of the actually output code.

Offset error

An offset error is the difference between a transition point of the ideal first output code and the actual first output code.

Full-scale error

A full-scale error is the difference between a transition point of the ideal last output code and the actual last output code.

2.7 Temperature Sensor Characteristics

Table 2.56 Temperature Sensor Characteristics

Conditions: $2.0 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC0} = \text{VCC_RF} = \text{AVCC_RF} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$, $T_a = -40 \text{ to } +85^\circ\text{C}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Relative accuracy	—	—	± 1.5	—	°C	2.4 V or above
		—	± 2.0	—		Below 2.4 V
Temperature slope	—	—	-3.65	—	mV/°C	
Output voltage (25°C)	—	—	1.05	—	V	$\text{VCC} = 3.3 \text{ V}$
Temperature sensor start time	t_{START}	—	—	5	μs	
Sampling time	—	5	—	—	μs	

2.8 Comparator Characteristics

Table 2.57 Comparator Characteristics

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC0} = \text{VCC_RF} = \text{AVCC_RF} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$, $T_a = -40 \text{ to } +85^\circ\text{C}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
CVREFB2, CVREFB3 input reference voltage	VREF	0	—	VCC - 1.4	V	
CMPB2, CMPB3 input voltage	VI	-0.3	—	VCC + 0.3	V	
Offset	Comparator high-speed mode	—	—	50	mV	
	Comparator high-speed mode Window function enabled	—	—	60	mV	
	Comparator low-speed mode	—	—	40	mV	
Comparator output delay time	Comparator high-speed mode	Td	—	1.2	μs	VCC = 3 V, input slew rate $\geq 50 \text{ mV/}\mu\text{s}$
	Comparator high-speed mode Window function enabled	Tdw	—	2.0	μs	
	Comparator low-speed mode	Td	—	5.0	μs	
High-side reference voltage (comparator high-speed mode, window function enabled)	VRFH	—	0.76 VCC	—	V	
Low-side reference voltage (comparator high-speed mode, window function enabled)	VRFL	—	0.24 VCC	—	V	
Operation stabilization wait time	Tcmp	100	—	—	μs	




Figure 2.67 Comparator Output Delay Time in Comparator High-Speed Mode and Low-Speed Mode




Figure 2.68 Comparator Output Delay Time in High-Speed Mode with Window Function Enabled

2.9 CTSU Characteristics

Table 2.58 CTSU Characteristics

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC0} = \text{VCC_RF} = \text{AVCC_RF} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$, $T_a = -40 \text{ to } +85^\circ\text{C}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
External capacitance connected to TSCAP pin	C_{tscap}	9	10	11	nF	
TS pin capacitive load	C_{base}	—	—	50	pF	
Permissible output high current	ΣI_{OH}	—	—	-24	mA	When the mutual capacitance method is applied

2.10 Characteristics of Power-On Reset Circuit and Voltage Detection Circuit

Table 2.59 Characteristics of Power-On Reset Circuit and Voltage Detection Circuit (1)

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC0} = \text{VCC_RF} = \text{AVCC_RF} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$, $T_a = -40 \text{ to } +85^\circ\text{C}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	
Voltage detection level	Power-on reset (POR)	V_{POR}	1.35	1.50	1.65	V	Figure 2.69, Figure 2.70
	Voltage detection circuit (LVD0)* ¹	$V_{\text{det0_1}}$	2.70	2.82	3.00	V	Figure 2.71 At falling edge VCC
		$V_{\text{det0_2}}$	2.37	2.51	2.67		
		$V_{\text{det0_3}}$	1.80	1.90	1.99		
	Voltage detection circuit (LVD1)* ²	$V_{\text{det1_4}}$	2.99	3.10	3.29	V	Figure 2.72 At falling edge VCC
		$V_{\text{det1_5}}$	2.89	3.00	3.19		
		$V_{\text{det1_6}}$	2.79	2.90	3.09		
		$V_{\text{det1_7}}$	2.68	2.79	2.98		
		$V_{\text{det1_8}}$	2.57	2.68	2.87		
		$V_{\text{det1_9}}$	2.47	2.58	2.67		
		$V_{\text{det1_A}}$	2.37	2.48	2.57		
		$V_{\text{det1_B}}$	2.10	2.20	2.30		
		$V_{\text{det1_C}}$	1.86	1.96	2.06		
		$V_{\text{det1_D}}$	1.80	1.86	1.96		

Note: These characteristics apply when noise is not superimposed on the power supply.

Note 1. n in the symbol $V_{\text{det0_n}}$ denotes the value of the OFS1.VDSEL[1:0] bits.

Note 2. n in the symbol $V_{\text{det1_n}}$ denotes the value of the LVDLVR.LVD1LVL[3:0] bits.

Table 2.60 Characteristics of Power-On Reset Circuit and Voltage Detection Circuit (2)

Conditions: $1.8 \text{ V} \leq \text{VCC}_0 = \text{VCC_USB} = \text{AVCC}_0 = \text{VCC_RF} = \text{AVCC_RF} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS}_0 = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$, $T_a = -40 \text{ to } +85^\circ\text{C}$


Item		Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Wait time after power-on reset cancellation	At normal startup* ¹	t_{POR}	—	9.1	—	ms	Figure 2.70
	During fast startup time* ²	t_{POR}	—	1.6	—		
Wait time after voltage monitoring 0 reset cancellation	Power-on voltage monitoring 0 reset disabled* ¹	t_{LVD0}	—	568	—	μs	Figure 2.71
	Power-on voltage monitoring 0 reset enabled* ²		—	100	—		
Wait time after voltage monitoring 1 reset cancellation		t_{LVD1}	—	100	—	μs	Figure 2.72
Response delay time		t_{det}	—	—	350	μs	Figure 2.69
Minimum VCC down time* ³		t_{VOFF}	350	—	—	μs	Figure 2.69, VCC = 1.0 V or above
Power-on reset enable time		$t_{\text{W(POR)}}$	1	—	—	ms	Figure 2.70, VCC = below 1.0 V
LVD operation stabilization time (after LVD is enabled)		$T_{\text{d(E-A)}}$	—	—	300	μs	Figure 2.72
Hysteresis width (power-on rest (POR))		V_{PORH}	—	110	—	mV	
Hysteresis width (voltage detection circuit: LVD1)		V_{LVH}	—	70	—	mV	When $V_{\text{det1_4}}$ is selected
			—	60	—		When $V_{\text{det1_5}} \text{ to } V_{\text{det1_9}}$ is selected
			—	50	—		When $V_{\text{det1_A}}$ or $V_{\text{det1_B}}$ is selected
			—	40	—		When $V_{\text{det1_C}}$ or $V_{\text{det1_D}}$ is selected


Note: These characteristics apply when noise is not superimposed on the power supply.

Note 1. When $\text{OFS1.(LVDAS, FASTSTUP)} = 11\text{b}$.

Note 2. When $\text{OFS1.(LVDAS, FASTSTUP)} \neq 11\text{b}$.

Note 3. The minimum VCC down time indicates the time when VCC is below the minimum value of voltage detection levels V_{POR} , V_{det0} , and V_{det1} for the POR/LVD.

**Figure 2.69 Voltage Detection Reset Timing**



Note 1. $t_w(\text{POR})$ is the time required for a power-on reset to be enabled while the external power VCC is being held below the valid voltage (1.0 V).
When turning the VCC on, maintain a voltage below 1.0V for at least 1.0ms.

Figure 2.70 Power-On Reset Timing





Figure 2.71 Voltage Detection Circuit Timing ($V_{\text{det}0}$)

Figure 2.72 Voltage Detection Circuit Timing (V_{det1})

2.11 Oscillation Stop Detection Timing

Table 2.61 Oscillation Stop Detection Timing

Conditions: $1.8 \text{ V} \leq VCC = VCC_USB = AVCC0 = VCC_RF = AVCC_RF \leq 3.6 \text{ V}$,
 $VSS = AVSS0 = VREFL0 = VSS_USB = VSS_RF = 0 \text{ V}$, $T_a = -40 \text{ to } +85^\circ\text{C}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Detection time	t_{dr}	—	—	1	ms	Figure 2.73




Figure 2.73 Oscillation Stop Detection Timing

2.12 Battery Backup Function Characteristics

Table 2.62 Battery Backup Function Characteristics

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC}_0 = \text{VCC_RF} = \text{AVCC}_\text{RF} \leq 3.6 \text{ V}$, $1.8 \text{ V} \leq \text{VBATT} \leq 3.6 \text{ V}$,
 $\text{VSS} = \text{AVSS}_0 = \text{VREFL}_0 = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$, $T_a = -40 \text{ to } +85^\circ\text{C}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Voltage level for switching to battery backup (falling)	$V_{DETBATT}$	1.99	2.09	2.19	V	Figure 2.74
Hysteresis width	V_{VBATTH}	—	100	—	mV	
VCC-off period for starting power supply switching	$t_{VOFFBATT}$	—	—	350	μs	Figure 2.7
Allowable voltage change rising/falling gradient	$dt/dVCC$	1.0	—	—	ms/V	
Level for detection of voltage drop on the VBATT pin (falling)	$V_{DETBATLVD}[1:0] = 10\text{b}$	2.11	2.20	2.29	V	Figure 2.74
Hysteresis width for detection of voltage drop on the VBATT pin	$V_{BATLVDH}$	—	50	—	mV	Figure 2.74

Note: The VCC-off period for starting power supply switching indicates the period in which VCC is below the minimum value of the voltage level for switching to battery backup ($V_{DETBATT}$).




Figure 2.74 Battery Backup Function Characteristics

2.13 ROM (Flash Memory for Code Storage) Characteristics

Table 2.63 ROM (Flash Memory for Code Storage) Characteristics (1)

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Reprogramming/erasure cycle*1	N_{PEC}	1000	—	—	Times	
Data hold time	After 1000 times of N_{PEC}	t_{DRP}	20*2, *3	—	Year	$T_a = +85^\circ\text{C}$

Note 1. Definition of reprogram/erase cycle: The reprogram/erase cycle is the number of erasing for each block. When the reprogram/erase cycle is n times ($n = 1000$), erasing can be performed n times for each block. For instance, when 4-byte programming is performed 256 times for different addresses in a 1-Kbyte block and then the entire block is erased, the reprogram/erase cycle is counted as one. However, programming the same address for several times as one erasing is not enabled (overwriting is prohibited).

Note 2. Characteristic when using the flash memory programmer and the self-programming library provided from Renesas Electronics.

Note 3. This result is obtained from reliability testing.

Table 2.64 ROM (Flash Memory for Code Storage) Characteristics (2) High-Speed Operating Mode

Conditions: $2.7 \text{ V} \leq VCC = VCC_{\text{USB}} = AVCC0 = VCC_{\text{RF}} = AVCC_{\text{RF}} \leq 3.6 \text{ V}$, $VSS = AVSS0 = VSS_{\text{USB}} = 0 \text{ V}$

Temperature range for the programming/erasure operation: $T_a = -40 \text{ to } +85^\circ\text{C}$

Item	Symbol	FCLK = 1 MHz			FCLK = 32 MHz			Unit	
		Min.	Typ.	Max.	Min.	Typ.	Max.		
Programming time	8-byte	t_{P8}	—	112	967	—	52.3	491	μs
Erasure time	2-Kbyte	t_{E2K}	—	8.75	278	—	5.50	215	ms
	512-Kbyte (when block erase command is used)	t_{E512K}	—	928	19218	—	72.0	1679	ms
	512-Kbyte (when all- block erase command is used)	t_{EA512K}	—	923	19013	—	66.7	1469	ms
Blank check time	8-byte	t_{BC8}	—	—	55.0	—	—	16.1	μs
	2-Kbyte	t_{BC2K}	—	—	1840	—	—	136	ms
Erase operation forced stop time		t_{SED}	—	—	18.0	—	—	10.7	μs
Start-up area switching setting time		t_{SAS}	—	12.3	566.5	—	6.2	434	ms
Access window time		t_{AWS}	—	12.3	566.5	—	6.2	434	ms
ROM mode transition wait time 1		t_{DIS}	2.0	—	—	2.0	—	—	μs
ROM mode transition wait time 2		t_{MS}	5.0	—	—	5.0	—	—	μs

Note: The time until each operation of the flash memory is started after instructions are executed by software is not included.

Note: The lower-limit frequency of FCLK is 1 MHz during programming or erasing of the flash memory. When using FCLK at below 4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note: The frequency accuracy of FCLK must be within $\pm 3.5\%$.

Table 2.65 ROM (Flash Memory for Code Storage) Characteristics (3) Middle-Speed Operating Mode

Conditions: $1.8 \text{ V} \leq \text{VCC} = \text{VCC_USB} = \text{AVCC0} = \text{VCC_RF} = \text{AVCC_RF} \leq 3.6 \text{ V}$, $\text{VSS} = \text{AVSS0} = \text{VSS_USB} = \text{VSS_RF} = 0 \text{ V}$
 Temperature range for the programming/erasure operation: $T_a = -40 \text{ to } +85^\circ\text{C}$

Item	Symbol	FCLK = 1 MHz			FCLK = 8 MHz			Unit	
		Min.	Typ.	Max.	Min.	Typ.	Max.		
Programming time	t _{P8}	—	152	1367	—	97.9	936	μs	
Erasure time	2-Kbyte	t _{E2K}	—	8.8	279.7	—	5.9	221	ms
	512-Kbyte (when block erase command is used)	t _{E512K}	—	928	19221	—	191	4108	ms
	512-Kbyte (when all- block erase command is used)	t _{EA512K}	—	923	19015	—	185	3901	ms
Blank check time	8-byte	t _{BC8}	—	—	85.0	—	—	50.88	μs
	2-Kbyte	t _{BC2K}	—	—	1870	—	—	402	μs
Erase operation forced stop time		t _{SED}	—	—	28.0	—	—	21.3	μs
Start-up area switching setting time		t _{SAS}	—	13.0	573.3	—	7.7	451	ms
Access window time		t _{AWS}	—	13.0	573.3	—	7.7	451	ms
ROM mode transition wait time 1		t _{DIS}	2.0	—	—	2.0	—	—	μs
ROM mode transition wait time 2		t _{MS}	3.0	—	—	3.0	—	—	μs

Note: The time until each operation of the flash memory is started after instructions are executed by software is not included.

Note: The lower-limit frequency of FCLK is 1 MHz during programming or erasing of the flash memory. When using FCLK at below 4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note: The frequency accuracy of FCLK must be within ±3.5%.

2.14 E2 DataFlash Characteristics (Flash Memory for Data Storage)

Table 2.66 E2 DataFlash Characteristics (1)

Item		Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Reprogramming/erasure cycle*1		N _{DPEC}	100000	1000000	—	Times	
Data hold time	After 10000 times of N _{DPEC}	t _{DDRP}	20*2, *3	—	—	Year	T _a = +85°C
	After 100000 times of N _{DPEC}		5*2, *3	—	—	Year	
	After 1000000 times of N _{DPEC}		—	1*2, *3	—	Year	T _a = +25°C

Note 1. The reprogram/erase cycle is the number of erasing for each block. When the reprogram/erase cycle is n times (n = 100000), erasing can be performed n times for each block. For instance, when 1-byte programming is performed 1000 times for different addresses in a 1-Kbyte block and then the entire block is erased, the reprogram/erase cycle is counted as one. However, programming the same address for several times as one erasing is not enabled (overwriting is prohibited).

Note 2. Characteristic when the flash memory programmer is used and the self-programming library is provided from Renesas Electronics.

Note 3. These results are obtained from reliability testing.

Table 2.67 E2 DataFlash Characteristics (2): high-speed operating mode

Conditions: 2.7 V ≤ VCC = VCC_{USB} = AVCC0 = VCC_{RF} = AVCC_{RF} ≤ 3.6 V, VSS = AVSS0 = VSS_{USB} = VSS_{RF} = 0 V
Temperature range for the programming/erasure operation: T_a = -40 to +85°C

Item		Symbol	FCLK = 1 MHz			FCLK = 32 MHz			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	
Programming time	1 byte	t _{DP1}	—	95.0	797	—	40.8	376	μs
Erasure time	1 Kbyte	t _{DE1K}	—	19.5	498	—	6.2	230	ms
	8 Kbyte	t _{DE8K}	—	119.8	2556	—	12.9	368	ms
Blank check time	1 byte	t _{DBC1}	—	—	55.00	—	—	16.1	μs
	1 Kbyte	t _{DBC1K}	—	—	0.72	—	—	0.50	ms
Erase operation forced stop time		t _{DSED}	—	—	16.0	—	—	10.7	μs
DataFlash STOP recovery time		t _{DSTOP}	5.0	—	—	5.0	—	—	μs

Note: The time until each operation of the flash memory is started after instructions are executed by software is not included.

Note: The lower-limit frequency of FCLK is 1 MHz during programming or erasing of the flash memory. When using FCLK at below 4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note: The frequency accuracy of FCLK must be within ±3.5%.

Table 2.68 E2 DataFlash Characteristics (3): middle-speed operating mode

Conditions: 1.8 V ≤ VCC0 = VCC_{USB} = AVCC0 = VCC_{RF} = AVCC_{RF} ≤ 3.6 V, VSS = AVSS0 = VSS_{USB} = VSS_{RF} = 0 V
Temperature range for the programming/erasure operation: T_a = -40 to +85°C

Item		Symbol	FCLK = 1 MHz			FCLK = 8 MHz			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	
Programming time	1 byte	t _{DP1}	—	135	1197	—	86.5	823	μs
Erasure time	1 Kbyte	t _{DE1K}	—	19.6	501	—	8.0	265	ms
	8 Kbyte	t _{DE8K}	—	120	2558	—	27.7	669	ms
Blank check time	1 byte	t _{DBC1}	—	—	85.0	—	—	50.9	μs
	1 Kbyte	t _{DBC1K}	—	—	0.72	—	—	1.45	ms
Erase operation forced stop time		t _{DSED}	—	—	28.0	—	—	21.3	μs
DataFlash STOP recovery time		t _{DSTOP}	0.72	—	—	0.72	—	—	μs

Note: The time until each operation of the flash memory is started after instructions are executed by software is not included.

Note: The lower-limit frequency of FCLK is 1 MHz during programming or erasing of the flash memory. When using FCLK at below 4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note: The frequency accuracy of FCLK must be within ±3.5%.

2.15 BLE Characteristics

2.15.1 Transmission Characteristics

Table 2.69 Transmission Characteristics

Conditions: VCC = VCC_RF = AVCC_RF = 3.3 V, VSS = VSS_RF = 0 V, T_a = +25°C

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Range of frequency	RF _{CF}	2402	—	2480	MHz	
Data rate	RF _{DATA_2M}	—	2	—	Mbps	
	RF _{DATA_1M}	—	1	—	Mbps	
	RF _{DATA_500k}	—	500	—	kbps	
	RF _{DATA_125k}	—	125	—	kbps	
Maximum transmitted output power	RF _{POWER}	—	0	2	dBm	0 dBm output mode
		—	4	6	dBm	4 dBm output mode
Output frequency error	85-pin BGA, 56-pin QFN	RF _{TXFERR}	-10	—	10	ppm
	83-pin LGA	RF _{MTXFERR}	-50	—	50	ppm
					T _a : -40 to +85°C	

Note: The characteristics are based on pins and functions other than those for the BLE interface not being in use.

Note 1. This does not take frequency errors due to manufacturing irregularities, drift with temperature, or deterioration of the crystal over time into account.

2.15.2 Reception Characteristics (2 Mbps)

Table 2.70 Reception Characteristics

Conditions: VCC = VCC_RF = AVCC_RF = 3.3 V, VSS = VSS_RF = 0 V, T_a = +25°C

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Input frequency	RF _{RXFIN_2M}	2402	—	2480	MHz	
Maximum input level	RF _{LEVL_2M}	-10	4	—	dBm	*1
Receiver sensitivity	RF _{STY_2M}	—	-92	—	dBm	*1
Secondary emission strength	RF _{RXSP_2M}	—	-72	-57	dBm	30 MHz to 1 GHz
		—	-54	-47	dBm	1 GHz to 12 GHz
Co-channel rejection ratio	RF _{CCR_2M}	—	-8	—	dB	Prf = -67 dBm*1
Adjacent channel rejection ratio	RF _{ADCR_2M}	—	2	—	dB	Prf = -67 dBm*1
		—	35	—	dB	
		—	39	—	dB	
Blocking	RF _{BLK_2M}	—	-1	—	dBm	Prf = -67 dBm*1
		—	-25	—	dBm	
		—	-21	—	dBm	
		—	-10	—	dBm	
Allowable frequency deviation*2	RF _{RXFER_2M}	-120	—	120	ppm	*1
RSSI accuracy	RF _{RSSIS_2M}	—	±4	—	dB	-70 dBm ≤ Prf ≤ -10 dBm

Note: The characteristics are based on pins and functions other than those for the BLE interface not being in use.

Note 1. PER ≤ 30.8%, and a 37-byte payload

Note 2. Allowable range of difference between the center frequency for the RF input signals and the carrier frequency generated within the chip

2.15.3 Reception Characteristics (1 Mbps)

Table 2.71 Reception CharacteristicsConditions: VCC = VCC_RF = AVCC_RF = 3.3 V, VSS = VSS_RF = 0 V, T_a = +25°C

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Input frequency	RF _{RXFIN_1M}	2402	—	2480	MHz	
Maximum input level	RF _{LEVL_1M}	-10	4	—	dBm	*1
Receiver sensitivity	RF _{STY_1M}	—	-95	—	dBm	*1
Secondary emission strength	RF _{RXSP_1M}	—	-72	-57	dBm	30MHz to 1GHz
		—	-54	-47	dBm	1GHz to 12GHz
Co-channel rejection ratio	RF _{CCR_1M}	—	-7	—	dB	Prf = -67dBm*1
Adjacent channel rejection ratio	RF _{ADCR_1M}	—	-1	—	dB	Prf = -67dBm*1
		—	34	—	dB	±1MHz
		—	35	—	dB	±2MHz
Blocking	RF _{BLK_1M}	—	0	—	dBm	Prf = -67dBm*1
		—	-24	—	dBm	30MHz to 2000MHz
		—	-20	—	dBm	2000MHz to 2399MHz
		—	-4	—	dBm	2484MHz to 3000MHz
Allowable frequency deviation*2	RF _{RXFER_1M}	-120	—	120	ppm	*1
RSSI accuracy	RF _{RSSIS_1M}	—	±4	—	dB	-70dBm ≤ Prf ≤ -10dBm

Note: The characteristics are based on pins and functions other than those for the BLE interface not being in use.

Note 1. PER ≤ 30.8%, and a 37-byte payload

Note 2. Allowable range of difference between the center frequency for the RF input signals and the carrier frequency generated within the chip

2.15.4 Reception Characteristics (500 kbps)

Table 2.72 Reception CharacteristicsConditions: VCC = VCC_RF = AVCC_RF = 3.3 V, VSS = VSS_RF = 0 V, T_a = +25°C

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Input frequency	RF _{RXFIN_500k}	2402	—	2480	MHz	
Maximum input level	RF _{LEVL_500k}	-10	4	—	dBm	*1
Receiver sensitivity	RF _{STY_500k}	—	-100	—	dBm	*1
Secondary emission strength	RF _{RXSP_500k}	—	-72	-57	dBm	30MHz to 1GHz
		—	-54	-47	dBm	1GHz to 12GHz
Co-channel rejection ratio	RF _{CCR_500k}	—	-4	—	dB	Prf = -72dBm*1
Adjacent channel rejection ratio	RF _{ADCR_500k}	—	6	—	dB	Prf = -72dBm*1
		—	36	—	dB	±1MHz
		—	42	—	dB	±2MHz
Blocking	RF _{BLK_500k}	—	0	—	dBm	Prf = -72dBm*1
		—	-23	—	dBm	30MHz to 2000MHz
		—	-20	—	dBm	2000MHz to 2399MHz
		—	-7	—	dBm	2484MHz to 3000MHz
Allowable frequency deviation*2	RF _{RXFER_500k}	-120	—	120	ppm	*1
RSSI accuracy	RF _{RSSIS_500k}	—	±4	—	dB	-70dBm ≤ Prf ≤ -10dBm

Note: The characteristics are based on pins and functions other than those for the BLE interface not being in use.

Note 1. PER ≤ 30.8%, and a 37-byte payload

Note 2. Allowable range of difference between the center frequency for the RF input signals and the carrier frequency generated within the chip

2.15.5 Reception Characteristics (125 kbps)

Table 2.73 Reception CharacteristicsConditions: VCC = VCC_RF = AVCC_RF = 3.3 V, VSS = VSS_RF = 0 V, T_a = +25°C

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Input frequency	RF _{RXFIN_125k}	2402	—	2480	MHz	
Maximum input level	RF _{LEVL_125k}	-10	4	—	dBm	*1
Receiver sensitivity	RF _{STY_125k}	—	-105	—	dBm	*1
Secondary emission strength	RF _{RXSP_125k}	—	-72	-57	dBm	30 MHz to 1 GHz
		—	-54	-47	dBm	1 GHz to 12 GHz
Co-channel rejection ratio	RF _{CCR_125k}	—	-2	—	dB	Prf = -79 dBm*1
Adjacent channel rejection ratio	RF _{ADCR_125k}	—	12	—	dB	Prf = -79 dBm*1 ±1 MHz ±2 MHz ±3 MHz
		—	39	—	dB	
		—	45	—	dB	
Blocking	RF _{BLK_125k}	—	0	—	dBm	Prf = -79 dBm*1 30 MHz to 2000 MHz 2000 MHz to 2399 MHz 2484 MHz to 3000 MHz > 3000MHz
		—	-23	—	dBm	
		—	-20	—	dBm	
		—	-1	—	dBm	
Allowable frequency deviation*2	RF _{RXFER_125k}	-120	—	120	ppm	*1
RSSI accuracy	RF _{RSSIS_125k}	—	±4	—	dB	-70 dBm ≤ Prf ≤ -10 dBm

Note: The characteristics are based on pins and functions other than those for the BLE interface not being in use.

Note 1. PER ≤ 30.8%, and a 37-byte payload

Note 2. Allowable range of difference between the center frequency for the RF input signals and the carrier frequency generated within the chip

2.16 Usage Notes

2.16.1 Connecting VCL Capacitor and Bypass Capacitors

This MCU integrates an internal voltage-down circuit, which is used for lowering the power supply voltage in the internal MCU automatically to the optimum level. A 4.7- μ F capacitor needs to be connected between this internal voltage-down power supply (VCL pin) and the VSS pin. Place an external capacitor close to the pins. Do not apply the power supply voltage to the VCL pin.

Insert a multilayer ceramic capacitor as a bypass capacitor between each pair of the power supply pins. Implement a bypass capacitor as closer to the MCU power supply pins as possible. We recommend capacitors with a value of 2.2 μ F for that connected to the VCC_RF pin and 0.1 μ F for the others. For the capacitors related to crystal oscillation, see section 9, Clock Generation Circuit in the User's Manual: Hardware. For the capacitors related to analog modules, also see section 44, 12-Bit A/D Converter (S12ADE) in the User's Manual: Hardware.

For notes on designing the printed circuit board, see the descriptions of the application note, the Hardware Design Guide (R01AN1411EJ). The latest version can be downloaded from the Renesas Electronics website.

Appendix 1. Package Dimensions

Information on the latest version of the package dimensions or mountings has been displayed in “Packages” on Renesas Electronics Corporation website.




Figure A 85-Pin BGA (PTBG0085KB-A)

JEITA Package code	RENESAS code	MASS(TYP.)[g]
P-TFLGA83-6.1x9.5-0.50	PTLG0083KA-A	0.12

TOP VIEW

SIDE VIEW

BOTTOM VIEW

Reference Symbol	Dimension in Millimeters		
	Min.	Nom.	Max.
D	—	9.500	—
E	—	6.100	—
D1	—	4.000	—
E1	—	4.000	—
A	—	—	1.009
b	—	0.250	—
b1	—	0.570	—
b2	—	0.660	—
L	—	0.410	—
L1	—	0.410	—
L2	—	0.590	—
e	—	0.500	—
aaa	—	—	0.150
ccc	—	—	0.200
ddd	—	—	0.120
eee	—	—	0.150
fff	—	—	0.080

Figure B 83-Pin LGA (PTLG0083KA-A)




Figure C 56-Pin QFN (PVQN0056LA-A)

REVISION HISTORY		RX23W Group Datasheet
Classifications		

- Items with Technical Update document number: Changes according to the corresponding issued Technical Update
- Items without Technical Update document number: Minor changes that do not require Technical Update to be issued

Rev.	Date	Description		Classification
		Page	Summary	
1.00	Aug 06, 2019	—	First edition, issued	
1.10	Mar 30, 2021	Features		
		1	83-pin LGA specifications, added	
		1. Overview		
		All	83-pin LGA specifications, added	
		2. Electrical Characteristics		
		49	Table 2.24 Clock Timing Note 6, changed	TN-RX*-A0245A/E
		58 to 78	2.3.5 Timing of On-Chip Peripheral Modules, Layout changed	
		Appendix 1. Package		
		105	Figure B 83-Pin HWQFN (PTLG0083KA-A), added	

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity.

Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).

7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.