

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road, San Jose, CA - 95138

	PRODUC	CT/PROCESS	CHANGE	E NOTI	CE (PC	'N)	
PCN #: TB18 Product Affected	B12-01 DAT : F2270NLGK F2270NLGK8	E: January 8, 2019	MEANS OF □ Product □ Back Ma □ Date Co	Mark ark de		HANGED DEVICES:	
Date Effective:	April 8, 2019		■ Other	Shi	pment after I	PCN Effective	
Contact:	IDT PCN DESK		Attachment:	:	Yes	☐ No	
E-mail:	pcndesk@idt.com				r local sales i datasheet req	representative for quests.	
DESCRIPTION	AND PURPOSE OF	F CHANGE:					
 □ Die Technolog □ Wafer Fabrica □ Assembly Pro □ Equipment □ Material □ Testing □ Manufacturing □ Data Sheet ■ Other - ATE 1 	ation Process secess g Site	being changed as the	e process variati original ATE li on test measure	on for Cont mits does n ments.	trol Pin Leal not accuratel	ts and ATE limits are kage Current that was ly represent the variation	
	QUALIFICATION cted change in quality						
IDT records indito grant approva	l or request additionard that this change is a	written notification of th l information. If IDT doe	es not receive ack	nowledgeme	ent within 30		
Customer:Name/Date:			Approx		pments pri	ior to effective date.	
Title			Dhono#/Eov#.				
Title: Phone# /Fax# :							
CUSTOMER COMMENTS:							
IDE ACKNOW	T ED CLIFE OF D	E CEVENT					
	LEDGMENT OF R						
RECD. BY:			DATE:				

PRODUCT/PROCESS CHANGE NOTICE (PCN)

ATTACHMENT I - PCN #: TB1812-01

Data Sheet & ATE Limits **PCN Type:**

Data Sheet Change: Yes

Details Of Change:

This notice is to advise our customers that Data Sheet limits and ATE limits are being changed as the process variation for Control Pin Leakage Current that was used to calculate the original ATE limits does not accurately represent the variation observed in production test measurements.

Table 1: Datasheet Limits Changes

From:

To:

(i) V_{MODE} Current and V_{CTRL} Current

Electrical Characteristics (General)

Table 4. Electrical Characteristics (General)

Refer to the application circuit in Figure 60 for the required circuit and use L1 = L2 = 0Ω . The specifications in this table apply at V_{00} = +5.0V, $T_{E^0} = +25^{\circ}C$, $f_{E^0_s} = 500MHz$, $Z_0 = Z_1 = 750$, signal applied to RF1, minimum attenuation, $P_{N^0} = 0$ dBm for small signal parameters, $P_{N^0} = +20$ dBm per $f_{N^0} = 70$ for two tone tests, $V_{N^0} = 10$ is LOW or HIGH, and Evaluation Board (EVK)(1) trace and connector losses are de-embedded, unless otherwise noted

	Parameter	Symbol	Condition	Minimum	Typical	Maximum	Units
V Logic Input	DOE LOGIC Input HIGH	V _{IH}	3.9V ≤ V _{DO} ≤ 5.5V	1.07 №		3.6	v
VIMO	DE LOGIC INPACTITORY		V ₀₀ < 3.9V	1.07		$V_{DD} = 0.3$	
V _M C	DOE Logic Input LOW	VIL		0		0.63	V
Voo	Current	Ioo			1.4	2.5	mΑ
V _M C	DOE Current	IMODE		-40		40	ψA
Von	RL Current	ICTRL		-50		50	uA.
Attenuation Slope	anuation Slove	ATT _{SLOPE}	V _{MODE} = LOW		10		dB/V
	enuation Stupe		V _{MODE} = HIGH		-10		
	enuation Variation over mperature (reference to +25°C)	ATT _{VAR}	f _{RE} = 50MHz (-40°C to 105°C, over full signal range of V _{CTRL})		±1		dB
Set	ttling Time	taerrus	Any 1dB step in the 0dB to 33dB control range, 50% of V _{CTRL} signal to RF settled to within ± 0.1dB		25		μs

Specifications in the minimum/maximum columns that are shown in bold italics are quaranteed by test. Specifications in these columns that are not shown in bold italics are guaranteed by design characterization

Parameter	Symbol	Condition	Minimum	Typical	Maximum	Units
V _{MODE} Logic Input HIGH	V _{IH}	3.9V ≤ V _{DD} ≤ 5.5V	1.07 №		3.6	v
VNOCE LOGIC INPUL HIGH		V ₀₀ < 3.9V	1.07		$V_{DD} - 0.3$	
V _{MODE} Logic Input LOW	VIL		0		0.63	٧
V ₀₀ Current	Ipp			1.4	2.5	ωA
V _{NODE} Current	I _{MODE}			25		ДA
V _{CTRL} Current	ICTRL			50		ДA
Attenuation Slope	ATT _{SLOPE}	V _{MODE} = LOW		10		dB/V
Attenuation Stope		V _{MODE} = HIGH		-10		
Attenuation Variation over Temperature (reference to +25°C)	ATT _{VAR}	f _{RE} = 50MHz (-40°C to 105°C, over full signal range of V _{CTRL})		±1		dB
Settling Time	taezzue	Any 1dB step in the 0dB to 33dB control range, 50% of V _{CTRL} signal to RF settled to within ± 0.1dB		25		μs

[[]a] Specifications in the minimum/maximum columns that are shown in bold italics are guaranteed by test. Specifications in these columns that are not shown in bold italics are guaranteed by design characterization

PRODUCT/PROCESS CHANGE NOTICE (PCN)

ATTACHMENT I - PCN #: TB1812-01

Table 2: ATE Limits Changes

(ii) Deleted 3.6v logic current tests

From	То
Test 301 Ictrl @ 3.6v Min 25uA Max 32uA	-
Test 302 Ictrl @ 3.6v Min 8uA Max 30uA	-
Test 303 Ictrl @ 5.5v Min 40uA Max 50uA	Test 303 Ictrl @ 5.5v Min 40uA Max 63uA
Test 401 Ictrl @ 3.6v Min -6uA Max -0.1uA	-
Test 402 Imode @ 3.6v Min -0.9uA Max 0.9uA	-