# RENESAS

# SPREAD SPECTRUM CLOCK GENERATOR


# ICS7151

## Description

The ICS7151-10, -20, -40, and -50 are clock generators for EMI (Electro Magnetic Interference) reduction (see below for frequency ranges and multiplier ratios). Spectral peaks can be attenuated by slightly modulating the oscillation frequency. Both down and center spread profiles are selectable. Down spread maintains an average frequency less than an unspread clock, and will not exceed the maximum frequency of an unspread clock.

## **Features**

- Operating voltage of 3.3 V ±0.3 V
- Packaged in 8-pin SOIC
- Pb (lead) free package, RoHS compliant
- Input frequency range of 16.5 to 33.4 MHz
- Output frequency ranges of 8.3 to 16.7 MHz, 16.5 to 33.4 MHz, 33.3 to 66.7 MHz, 66.6 to 133.4 MHz
- Provides a spread spectrum clock output (±0.5%, ±1.5% center spread; -1.0%, -3.0% down spread)
- Multiplication rates of x1/2, x1, x2, and x4
- Advanced, low-power CMOS process




# **Block Diagram**

## **Product Lineup**

Product	Input Frequency Range	Multiplier Ratio	Output Frequency Range
ICS7151M-10, ICS7151MI-10	16.5 MHz to 33.4 MHz	X1	16.5 MHz to 33.4 MHz
ICS7151M-20, ICS7151MI-20	16.5 MHz to 33.4 MHz	X2	33.3 MHz to 66.7 MHz
ICS7151M-40, ICS7151MI-40	16.5 MHz to 33.4 MHz	X4	66.6 MHz to 133.4 MHz
ICS7151M-50, ICS7151MI-50	16.5 MHz to 33.4 MHz	X1/2	8.3 MHz to 16.7 MHz

1

## **Pin Assignment**



# Spread Direction and Percentage Select Table

S1 Pin 4 (note1)	S0 Pin 3 (note1)	Spread Direction	Spread Percentage (%)			
0	0	Center	±1.5			
0	1	Center	±0.5			
1	0	Down	-1.0			
1	1	Down	-3.0			
_	NS te 2)	Spread Spectrum				
0		OFF				
	1	ON				

Notes:

1. The modulation rate varies with input frequency.

2. Spread will default to ON when ENS pin is left open.

Pin Number	Pin Name	Pin Type	Pin Description
1	XIN	Input	Resonator connection pin/clock input pin.
2	GND	Power	Connect to ground.
3	S0	Input	Select pin 0. Modulation rate setting pin.
4	S1	Input	Select pin 1. Modulation rate setting pin.
5	CKOUT	Output	Modulated clock output pin.
6	ENS	Input	Modulation enable setting pin. Internal pull-up resistor.
7	VDD	Power	Connect to +3.3 V.
8	XOUT	Output	Resonator connection pin.

## **Pin Descriptions**

## **External Components**

The ICS7151 requires a minimum number of external components for proper operation.

## **Decoupling Capacitor**

A decoupling capacitor of  $0.01\mu$ F must be connected between GND and VDD on pin 7, as close to this pin as possible. For optimum device performance, the decoupling capacitor should be mounted on the component side of the PCB. Avoid the use of vias in the decoupling circuit.

### **Series Termination Resistor**

Series termination should be used on the clock output. To series terminate a  $50\Omega$  trace (a commonly used trace impedance) place a  $27\Omega$  resistor in series with the clock line, as close to the clock output pin as possible. The nominal impedance of the clock output is  $25\Omega$ 

## **PCB Layout Recommendations**

For optimum device performance and lowest output phase noise, the following guidelines should be observed.

1) The  $0.01\mu$ F decoupling capacitor should be mounted on the component side of the board as close to the VDD pin as possible. No vias should be used between the decoupling capacitor and VDD pin. The PCB trace to VDD pin should be kept as short as possible, as should the PCB trace to the ground via.

2) To minimize EMI, the  $27\Omega$  series termination resistor (if needed) should be placed close to the clock output.

3) An optimum layout is one with all components on the same side of the board, minimizing vias through other signal layers. Other signal traces should be routed away from the ICS7151. This includes signal traces just underneath the device, or on layers adjacent to the ground plane layer used by the device.

## **Crystal Information**

The crystal used should be a fundamental mode (do not use third overtone), parallel resonant. Crystal capacitors should be connected from pins X1 to ground and X2 to ground to optimize the initial accuracy. The value of these capacitors is given by the following equation:


Crystal caps (pF) =  $(C_L - 6) \times 2$ 

In the equation,  $C_L$  is the crystal load capacitance. So, for a crystal with a 16 pF load capacitance, two 20 pF [(16-6) x 2] capacitors should be used.

SSCG

## **Spread Spectrum Profile**

The ICS7151 low EMI clock generator uses a triangular frequency modulation profile for optimal down stream tracking of zero delay buffers and other PLL devices. The frequency modulation amplitude is constant with variations of the input frequency.




ICS7151

## **Absolute Maximum Ratings**

Stresses above the ratings listed below can cause permanent damage to the ICS7151. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Item	Rating
Supply Voltage, VDD	7 V
All Inputs and Outputs (referenced to GND)	-0.5 V to VDD+0.5 V
Ambient Operating Temperature	-40 to +85° C
Storage Temperature	-55 to +125° C
Junction Temperature	-40 to +125° C
Soldering Temperature	260° C
Overshoot (V <sub>IOVER</sub> )	VDD + 1.0 V (t <sub>OVER</sub> ≤ 50 ns)
Undershoot (V <sub>IUNDER</sub> )	GND - 1.0 V (t <sub>UNDER</sub> ≤ 50 ns)

### **Overshoot/Undershoot**



## **Recommended Operation Conditions**

Parameter	Min.	Тур.	Max.	Units
Ambient Operating Temperature	-40		+85	°C
Power Supply Voltage (measured in respect to GND)	+3.0	3.3	3.6	V

## **DC Electrical Characteristics**

Unless stated otherwise, VDD :	= 3.3 V ±0.3 V, Ambient	Temperature -40 to +85° C
--------------------------------	-------------------------	---------------------------

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Operating Voltage	VDD		3.0	3.3	3.6	V
Supply Current	IDD	No load, at 3.3 V		10	20	mA
Input High Voltage	V <sub>IH</sub>	XIN, S0, S1, ENS	VDDx0.8		VDD + 0.3	V
Input Low Voltage	V <sub>IL</sub>	XIN, S0, S1, ENS	0.0		VDDx0.20	V
Output High Voltage	V <sub>OH</sub>	CKOUT, I <sub>OH</sub> = -4 mA	VDD-0.5			V
Output Low Voltage	V <sub>OL</sub>	CKOUT, I <sub>OL</sub> = 4 mA			0.4	V
Input Capacitance	C <sub>IN</sub>	XIN, S0, S1, ENS			16	pF
		CKOUT, 8.3 to 66.7 MHz			15	pF
Load Capacitance	CL	CKOUT, 66.7 to 100 MHz			10	pF
		CKOUT, 100 to 133.4 MHz			7	pF
Input Pull-up Resistor	R <sub>PU</sub>	ENS	100	240	400	kΩ


## **AC Electrical Characteristics**

Unless stated otherwise, VDD = 3.3 V ±0.3 V, Ambient Temperature -40 to +85° C


Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Input Crystal Frequency			16.5		33.4	MHz
Input Clock Frequency	f <sub>IN</sub>		16.5		33.4	MHz
		CKOUT, Multiply by 1 (ICS7151-10)	16.5		33.4	MHz
	f	CKOUT, Multiply by 2 (ICS7151-20)	33.3		66.7	MHz
Output Frequency	fout	CKOUT, Multiply by 4 (ICS7151-40)	66.6		133.4	MHz
		CKOUT, 2-frequency division (ICS7151-50)	8.3		16.7	MHz
Input Clock Duty Cycle		XIN, 16.5 to 33.4 MHz	40	50	60	%
Output Clock Duty Cycle	t <sub>DCC</sub>	CKOUT, 1.5 V	40		60	%
Output Slew Rate		CKOUT, 0.4 to 2.4 V, CL = 15 pF	0.5		3.0	V/ns

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
		No load, spread off (ICS7151-10, -20)			100	ps
Cycle to Cycle Jitter	t <sub>JC</sub>	No load, spread off (ICS7151-40)			150	ps
		No load, spread off (ICS7151-50)			200	ps
Power-up Time		PLL lock-time from power-up to 1% of final value		2	5	ms
Modulation Frequency	f <sub>MOD</sub>	CKOUT		33		kHz

Input Frequency ( $f_{IN} = 1/t_{IN}$ )



**Output Slew Rate** 




SR =  $(2.4 - 0.4) / t_r$ , SR =  $(2.4 - 0.4) / t_f$ 

# **Thermal Characteristics 8 SOIC**


Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Thermal Resistance Junction to	$\theta_{JA}$	Still air		150		° C/W
Ambient	$\theta_{JA}$	1 m/s air flow		140		° C/W
	$\theta_{JA}$	3 m/s air flow		120		° C/W
Thermal Resistance Junction to Case	θ <sub>JC</sub>			40		° C/W

## Package Outline and Package Dimensions (8-pin SOIC, 150 Mil. Body)

Package dimensions are kept current with JEDEC Publication No. 95



	Millimeters		Inc	hes
Symbol	Min	Max	Min	Max
A	1.35	1.75	.0532	.0688
A1	0.10	0.25	.0040	.0098
В	0.33	0.51	.013	.020
С	0.19	0.25	.0075	.0098
D	4.80	5.00	.1890	.1968
E	3.80	4.00	.1497	.1574
е	1.27 BASIC		0.050	BASIC
Н	5.80	6.20	.2284	.2440
h	0.25	0.50	.010	.020
L	0.40	1.27	.016	.050
α	<b>0</b> °	<b>8</b> °	<b>0</b> °	<b>8</b> °



## **Ordering Information**

Part / Order Number	Marking	Shipping Packaging	Package	Temperature
7151M-10LF	51M-10LF	Tubes	8-pin SOIC	0 to +70° C
7151M-10LFT	51M-10LF	Tape and Reel	8-pin SOIC	0 to +70° C
7151M-20LF	51M-20LF	Tubes	8-pin SOIC	0 to +70° C
7151M-20LFT	51M-20LF	Tape and Reel	8-pin SOIC	0 to +70° C
7151M-40LF	51M-40LF	Tubes	8-pin SOIC	0 to +70° C
7151M-40LFT	51M-40LF	Tape and Reel	8-pin SOIC	0 to +70° C
7151M-50LF	51M-50LF	Tubes	8-pin SOIC	0 to +70° C
7151M-50LFT	51M-50LF	Tape and Reel	8-pin SOIC	0 to +70° C
7151MI-10LF	51MI10LF	Tubes	8-pin SOIC	-40 to +85° C
7151MI-10LFT	51MI10LF	Tape and Reel	8-pin SOIC	-40 to +85° C
7151MI-20LF	51MI20LF	Tubes	8-pin SOIC	-40 to +85° C
7151MI-20LFT	51MI20LF	Tape and Reel	8-pin SOIC	-40 to +85° C
7151MI-40LF	51MI40LF	Tubes	8-pin SOIC	-40 to +85° C
7151MI-40LFT	51MI40LF	Tape and Reel	8-pin SOIC	-40 to +85° C
7151MI-50LF	51MI50LF	Tubes	8-pin SOIC	-40 to +85° C
7151MI-50LFT	51MI50LF	Tape and Reel	8-pin SOIC	-40 to +85° C

#### "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.