Overview

Description

DDR I/DDR II Phase Lock Loop Zero Delay Buffer

Features

  • Low skew, low jitter PLL clock driver
  • Max frequency supported = 400MHz (DDRII 800)
  • I2C for functional and output control
  • Feedback pins for input to output synchronization
  • Spread Spectrum tolerant inputs
  • Programmable skew through SMBus
  • Frequency defect control through SMBus
  • Individual output control programmable through SMBus

Comparison

Applications

Documentation

Design & Development

Models