

## HIGH-SPEED 3.3V 16K x 18 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM


## 70V9369L

## Features:

- True Dual-Ported memory cells which allow simultaneous access of the same memory location
- High-speed clock to data access
  - Commercial: 9ns (max.)
- Low-power operation
  - IDT70V9369L Active: 500mW (typ.) Standby: 1.5mW (typ.)
- Flow-Through or Pipelined output mode on either port via the FT/PIPE pins
- Counter enable and reset features
- Dual chip enables allow for depth expansion without additional logic

- Full synchronous operation on both ports
  - 4ns setup to clock and 1ns hold on all control, data, and address inputs
  - Data input, address, and control registers
  - Fast 9ns clock to data out in the Pipelined output mode
  - Self-timed write allows fast cycle time
  - 15ns cycle time, 67MHz operation in Pipelined output mode
- Separate upper-byte and lower-byte controls for multiplexed bus and bus matching compatibility
- LVTTL- compatible, single 3.3V (±0.3V) power supply
- Available in a 100-pin Thin Quad Flatpack (TQFP)
- Green parts available, see ordering information

## Functional Block Diagram




**NOVEMBER 2019** 



## Description:

The IDT70V9369 is a high-speed 16K x 18 bit synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times.

With an input data register, the IDT70V9369 has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by  $\overline{\text{CE}}\text{O}$  and CE1, permits the on-chip circuitry of each port to enter a very low standby power mode. Fabricated using CMOS high-performance technology, these devices typically operate on only 500mW of power.



- 1. All Vod pins must be connected to power supply.
- 2. All Vss pins must be connected to ground.
- 3. Package body is approximately 14mm x 14mm x 1.4mm.
- 4. This package code is used to reference the package diagram.



**Commercial Temperature Range** 

## Pin Names

Left Port	Right Port	Names
CEOL, CE1L	CEOR, CE1R	Chip Enables <sup>(2)</sup>
R/WL	R/WR	Read/Write Enable
ŌĒL	<del>OE</del> R	Output Enable
A0L - A13L	Aor - A13R	Address
I/O0L - I/O17L	I/O0R - I/O17R	Data Input/Output
CLKL	CLKR	Clock
ŪBL	<del>UB</del> R	Upper Byte Select <sup>(1)</sup>
<u>LB</u> ∟	<del>LB</del> R	Lower Byte Select <sup>(1)</sup>
ĀDSL	<del>ADS</del> R	Address Strobe Enable
CNTENL	<u>CNTEN</u> R	Counter Enable
CNTRSTL	<u>CNTRST</u> R	Counter Reset
FT/PIPEL	FT/PIPER	Flow-Through / Pipeline
V	DD	Power (3.3V)
V	SS	Ground (0V)

5648 tbl 01

- 1.  $\overline{LB}$  and  $\overline{UB}$  are single buffered regardless of state of  $\overline{FT}/PIPE$ .
- CEoand CE1 are single buffered when FT/PIPE = VIL,
   CEoand CE1 are double buffered when FT/PIPE = VIH, i.e., the signals take two cycles to deselect.

Truth Table I—Read/Write and Enable Control(1,2,3)

ŌĒ	CLK	<u>CE</u> ₀	CE1	ŪB	ĪΒ	R/W	Upper Byte I/O <sub>9-17</sub> <sup>(4)</sup>	Lower Byte I/O <sub>0-8</sub> <sup>(5)</sup>	MODE
Х	1	Н	Х	Х	Χ	Χ	High-Z	High-Z	Deselected-Power Down
Х	1	Х	L	Х	Х	Χ	High-Z	High-Z	Deselected-Power Down
Х	1	L	Н	Н	Н	Χ	High-Z	High-Z	Both Bytes Deselected
Х	1	L	Η	L	Н	L	DATAIN	High-Z	Write to Upper Byte Only
Х	1	L	Η	Н	L	L	High-Z	DATAIN	Write to Lower Byte Only
Х	1	L	Н	L	L	L	DATAIN	DATAIN	Write to Both Bytes
L	1	L	Н	L	Н	Н	DATAout	High-Z	Read Upper Byte Only
L	1	L	Η	Н	L	Н	High-Z	DATAout	Read Lower Byte Only
L	1	L	Н	L	L	Н	DATAout	DATAout	Read Both Bytes
Н	Χ	L	Н	L	L	Χ	High-Z	High-Z	Outputs Disabled

NOTES:

- 1. "H" = V<sub>IH</sub>, "L" = V<sub>IL</sub>, "X" = Don't Care. 2. <u>ADS</u>, CNTEN, CNTRST = X.
- 3.  $\overline{\mathsf{OE}}$  is an asynchronous input signal.

5648 tbl 02



#### 70V9369L

High-Speed 3.3V 16K x 18 Dual-Port Synchronous Pipelined Static RAM

**Commercial Temperature Range** 

## Truth Table II—Address Counter Control<sup>(1,2,6)</sup>

Address	Previous Internal Address	Internal Address Used	CLK <sup>(6)</sup>	ĀDS	CNTEN	CNTRST	I/O <sup>(3)</sup>	MODE
An	Х	An	1	L <sup>(4)</sup>	Х	Н	Dvo (n)	External Address Used
Х	An	An + 1	1	Н	L <sup>(5)</sup>	Н	Dvo(n+1)	Counter Enabled—Internal Address generation
Х	An + 1	An + 1	1	Н	Н	Н	Dvo(n+1)	External Address Blocked—Counter disabled (An + 1 reused)
Х	Х	A0	1	Χ	Х	L <sup>(4)</sup>	Di/o(0)	Counter Reset to Address 0

#### NOTES:

5648 tbl 03

- 1. "H" = VIH, "L" = VIL, "X" = Don't Care.
- 2.  $\overline{CE}_0$ ,  $\overline{LB}$ ,  $\overline{UB}$ , and  $\overline{OE}$  = VIL; CE1 and R/ $\overline{W}$  = VIH.
- 3. Outputs configured in Flow-Through Output mode; if outputs are in Pipelined mode the data out will be delayed by one cycle.
- 4. ADS and CNTRST are independent of all other signals including CEo, CE1, UB and LB.
- 5. The address counter advances if CNTEN = VILOn the rising edge of CLK, regardless of all other signals including CEo, CE1, UB and LB.
- 6. While an external address is being loaded  $(\overline{ADS} = VIL)$ ,  $R/\overline{W} = VIH$  is recommended to ensure data is not written arbitrarily.

# Recommended Operating Temperature and Supply Voltage<sup>(1)</sup>

Grade	Ambient Temperature <sup>(1)</sup>	GND	<b>V</b> DD
Commercial	0°C to +70°C	0V	3.3V <u>+</u> 0.3V
Industrial	-40°C to +85°C	0V	3.3V <u>+</u> 0.3V

#### NOTE:

5648 tbl 04

1. This is the parameter Ta. This is the "instant on" case temperature.

# Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Мах.	Unit
V <sub>DD</sub>	Supply Voltage	3.0	3.3	3.6	V
Vss	Ground	0	0	0	V
Vн	Input High Voltage	2.0V	_	V <sub>DD</sub> +0.3V <sup>(2)</sup>	V
VIL	Input Low Voltage	-0.3 <sup>(1)</sup>	_	0.8	٧

5648 tbl 05

### NOTES:

- 1.  $V_{IL} \ge -1.5V$  for pulse width less than 10 ns.
- $2. \quad V_{\text{TERM}}\, must\, not\, exceed\, V_{\text{DD}}\, +0.3\, V.$

## Absolute Maximum Ratings(1)

Symbol	Rating	Commercial & Industrial	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	٧
TBIAS <sup>(3)</sup>	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-65 to +150	°C
NLT	Junction Temperature	+150	°C
Іоит	DC Output Current	50	mA

## NOTES:

5648 tbl 06

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
  permanent damage to the device. This is a stress rating only and functional operation of the
  device at these or any other conditions above those indicated in the operational sections of
  this specification is not implied. Exposure to absolute maximum rating conditions for extended
  periods may affect reliability.
- 2. VTERMmust not exceed VDD +0.3V.
- $3. \quad Ambient Temperature \, Under \, DC \, Bias. \, No \, AC \, Conditions. \, Chip \, deselect.$

## Capacitance<sup>(1)</sup>

 $(TA = +25^{\circ}C, f = 1.0MHz)$ 

Symbol	Parameter	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 0V	9	pF
Cout <sup>(2)</sup>	Output Capacitance	Vout = 0V	10	pF

5648 tbl 07

- $1. These \, parameters \, are \, determined \, by \, device \, characterization, but \, are \, not \, production \, tested.$
- 2. Cout also references Ci/o.



**Commercial Temperature Range** 

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = 3.3V ± 0.3V)

			70V9369L		
Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Iu	Input Leakage Current <sup>(1)</sup>	$V_{DD} = 3.6V$ , $V_{IN} = 0V$ to $V_{DD}$	1	5	μΑ
ILO	Output Leakage Current	CEO = VIH or CE1 = VIL, VOUT = 0V to VDD	_	5	μΑ
Vol	Output Low Voltage	IoL = +4mA	1	0.4	V
Voh	Output High Voltage	IOH = -4mA	2.4	_	٧

NOTE:

1. At VDD≤2.0V input leakages are undefined.

5648 tbl 08

DC Electrical Characteristics Over the Operating Temperature Supply Voltage Range<sup>(3)</sup> (VDD = 3.3V ± 0.3V)

•						369L6 I Only	Co	369L7 m'l Ind		369L9 I Only		69L12 Only	
Symbol	Parameter	Test Condition	Versio	n	Typ. <sup>(4)</sup>	Max.	Typ. <sup>(4)</sup>	Max.	Typ. <sup>(4)</sup>	Max.	Typ. <sup>(4)</sup>	Max.	Unit
loo	Dynamic Operating Current (Both	CEL and CER= VIL,	COM'L	L	220	350	200	290	180	225	150	205	mA
	Ports Active)	Outputs Disabled, f = fMAX <sup>(1)</sup>	IND	L	_	_	200	335	_	_	_	_	
ISB1	Standby Current (Both Ports - TTL	$\overline{\text{CE}}$ L = $\overline{\text{CE}}$ R = VIH	COM'L	L	70	130	65	100	50	65	40	50	mA
	Level Inputs)	$f = fMAX^{(1)}$	IND	L	_	_	65	115	_	_	_		
ISB2	Standby	$\overline{CE}$ "A" = VIL and $\overline{CE}$ "B" = VIH <sup>(5)</sup>	COM'L	L	150	250	140	210	110	150	100	140	mA
	Current (One Port - TTL Level Inputs)	Active Port Outputs Disabled, f=fMAX <sup>(1)</sup>	IND	L	_	_	140	240	_	_	-	_	
ISB3	Full Standby Current (Both	Both Ports CEL and CER > VDD - 0.2V,	COM'L	L	0.4	5	0.4	5	0.4	5	0.4	5	mA
	Ports - CMOS Level Inputs)	$VIN \ge VDD - 0.2V$ , $VIN \ge VDD - 0.2V$ or $VIN \le 0.2V$ , $f = 0^{(2)}$	IND	L	ı	_	0.4	15	-		ı		
ISB4	Full Standby	<u>CE</u> "A" ≤ 0.2V and	COM'L	L	140	240	130	200	100	140	90	130	mA
	Current (One Port - CMOS Level Inputs)	$ \begin{array}{l} \overline{\text{CE}}\text{"B"} \geq V\text{DD} - 0.2V^{(5)} \\ V\text{IN} \geq \overline{V}\text{DD} - 0.2V \text{ or} \\ V\text{IN} \leq 0.2V, \text{ Active Port,} \\ \text{Outputs Disabled, f = fMAX}^{(1)} \\ \end{array} $	IND	L	_		130	230	_	_	_	_	

5648 tbl 09

- 1. At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcyc, using "ACTEST CONDITIONS" at input levels of GND to 3V.
- 2. f=0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.
- 3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 4.  $V_{DD} = 3.3V$ ,  $T_A = 25$ °C for Typ, and are not production tested.  $I_{DD}$  DC(f = 0) = 90mA (Typ).
- 5.  $\overline{CE}x = VIL \text{ means } \overline{CE}0x = VIL \text{ and } CE1x = VIH$ 
  - $\overline{CE}x = VIH means \overline{CE}0x = VIH or CE1x = VIL$
  - $\overline{\text{CE}} x \le 0.2 \text{V means } \overline{\text{CE}} 0x \le 0.2 \text{V and CE} 1x \ge V_{DD} 0.2 \text{V}$
  - $\overline{\text{CE}} x \geq V_{\text{DD}}$  0.2V means  $\overline{\text{CE}} \text{0} x \geq V_{\text{DD}}$  0.2V or CE1x  $\leq 0.2V$
  - "X" represents "L" for left port or "R" for right port.



## AC Test Conditions

70 rest conditions						
Input Pulse Levels	GND to 3.0V					
Input Rise/Fall Times	3ns Max.					
Input Timing Reference Levels	1.5V					
Output Reference Levels	1.5V					
Output Load	Figures 1, 2, and 3					





Figure 1. AC Output Test load.

Figure 2. Output Test Load (For tcklz, tckHz, tolz, and toHz).  ${}^* Including \, scope \, and \, jig.$ 



 $Figure \, 3. \, Typical \, Output \, Derating \, (Lumped \, Capacitive \, Load).$ 



**Commercial Temperature Range** 

# AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing) $^{(3)}$ (VDD = 3.3V ± 0.3V)

		70V9 Com	9369L6 'I Only	70V9369L7 Com'l Only & Ind		70V9369L9 Com'l Only		70V9369L12 Com'l Only		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tcyc1	Clock Cycle Time (Flow-Through) <sup>(2)</sup>	19	_	22	_	25	_	30	_	ns
tcyc2	Clock Cycle Time (Pipelined) <sup>(2)</sup>	10	_	12	_	15	_	20		ns
tcH1	Clock High Time (Flow-Through) <sup>(2)</sup>	6.5	_	7.5	_	12	_	12	_	ns
tCL1	Clock Low Time (Flow-Through) <sup>(2)</sup>	6.5	_	7.5	_	12	_	12	_	ns
tCH2	Clock High Time (Pipelined) <sup>(2)</sup>	4	_	5	_	6	_	8	_	ns
tCL2	Clock Low Time (Pipelined) <sup>(2)</sup>	4	_	5	_	6	_	8	_	ns
tr	Clock Rise Time	_	3	_	3	_	3	_	3	ns
tr	Clock Fall Time	_	3		3	_	3	_	3	ns
tsa	Address Setup Time	3.5	_	4	_	4	_	4	_	ns
tha	Address Hold Time	0	_	0	_	1	_	1		ns
tsc	Chip Enable Setup Time	3.5	_	4	_	4	_	4		ns
thc	Chip Enable Hold Time	0	_	0	_	1	_	1	_	ns
tsw	R/W Setup Time	3.5	_	4	_	4	_	4		ns
thw	R/W Hold Time	0	_	0	_	1	_	1	_	ns
tsd	Input Data Setup Time	3.5	_	4	_	4	_	4	_	ns
thd	Input Data Hold Time	0	_	0	_	1	_	1	_	ns
tsad	ADS Setup Time	3.5	_	4	_	4	_	4	_	ns
thad	ADS Hold Time	0	_	0	_	1	_	1	_	ns
tscn	CNTEN Setup Time	3.5	_	4	_	4	_	4		ns
then	CNTEN Hold Time	0	_	0	_	1	_	1	_	ns
tsrst	CNTRST Setup Time	3.5	_	4	_	4	_	4		ns
thrst	CNTRST Hold Time	0	_	0	_	1	_	1	_	ns
toe	Output Enable to Data Valid	_	6.5	_	7.5	_	9	_	12	ns
tolz	Output Enable to Output Low-Z <sup>(1)</sup>	2	_	2	_	2	_	2		ns
toнz	Output Enable to Output High-Z <sup>(1)</sup>	1	7	1	7	1	7	1	7	ns
tcd1	Clock to Data Valid (Flow-Through) <sup>(2)</sup>	_	15	_	18	_	20	_	25	ns
tCD2	Clock to Data Valid (Pipelined) <sup>(2)</sup>	_	6.5	_	7.5	_	9	_	12	ns
toc	Data Output Hold After Clock High	2	_	2	_	2	_	2	_	ns
tckhz	Clock High to Output High-Z <sup>(1)</sup>	2	9	2	9	2	9	2	9	ns
tcklz	Clock High to Output Low-Z <sup>(1)</sup>	2	_	2	_	2	_	2	_	ns
Port-to-Port D	Delay									
tcwdd	Write Port Clock High to Read Data Delay	_	24		28	_	35	_	40	ns
tccs	Clock-to-Clock Setup Time	_	9	_	10	_	15	_	15	ns


Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2). This parameter is guaranteed by device characterization, but is not production

The Pipelined output parameters (tcyc2, tcp2) apply to either or both the Left and Right ports when FT/PIPE = VIH. Flow-through parameters (tcyc1, tcp1) apply when FT/PIPE = VIL for


<sup>3.</sup> All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (OE), FT/PIPER, and FT/PIPEL.



# Timing Waveform of Read Cycle for Flow-Through Output $(\overline{FT}/PIPE"x" = VIL)^{(3,7)}$



# Timing Waveform of Read Cycle for Pipelined Operation $(\overline{FT}/PIPE"x" = VIH)^{(3,7)}$




- NOTES:

  1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2.  $\overline{\text{OE}}$  is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
- 3.  $\overline{ADS} = VIL \text{ and } \overline{CNTRST} = VIH.$
- 4. The output is disabled (High-Impedance state) by  $\overline{CE}_0 = V_{IH}$ ,  $CE_1 = V_{IL}$ ,  $\overline{UB} = V_{IH}$ , or  $\overline{LB} = V_{IH}$  following the next rising edge of the clock. Refer to Notes under Pin Names Table.
- 5. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- If UB or LB was HIGH, then the Upper Byte and/or Lower Byte of DATAουτfor Qn + 2 would be disabled (High-Impedance state).
- 7. "X'here denotes Left or Right port. The diagram is with respect to that port.



**Commercial Temperature Range** 


## Timing Waveform of a Bank Select Pipelined Read (1,2)



#### NOTES:

- 1. B1 Represents Bank #1; B2 Represents Bank #2. Each Bank consists of one IDT70V9369 for this waveform, and are setup for depth expansion in this example. ADDRESS(81) = ADDRESS(B2) in this situation.
- $\overline{UB}$ ,  $\overline{LB}$ ,  $\overline{OE}$ , and  $\overline{ADS}$  = VIL; CE1(B1), CE1(B2), R/ $\overline{W}$  and  $\overline{CNTRST}$  = VIH.
- Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- $\overline{\text{CE}}_0$ ,  $\overline{\text{UB}}$ ,  $\overline{\text{LB}}$ , and  $\overline{\text{ADS}}$  = VIL; CE1 and  $\overline{\text{CNTRST}}$  = VIH.
- $\overline{OE}$  = VIL for the Right Port, which is being read from.  $\overline{OE}$  = VIH for the Left Port, which is being written to.
- 6. If tccs < maximum specified, then data from right port READ is not valid until the maximum specified for tcwpp. If tccs > maximum specified, then data from right port READ is not valid until tccs + tcp1, tcwpp does not apply in this case.
- 7. All timing is the same for both Left and Right ports. Port "A" may be either Left or Right port. Port "B" is the opposite from Port "A".

## Timing Waveform of Left Port Write to Pipelined Right Port Read (1,2,4)




- 1.  $\overline{CE}_0$ ,  $\overline{BE}_n$ , and  $\overline{ADS} = VIL$ ;  $CE_1$  and  $\overline{REPEAT} = VIH$ .
- 2.  $\overline{OE} = V_{IL}$  for Port "B", which is being read from.  $\overline{OE} = V_{IH}$  for Port "A", which is being written to.
- $If tco \leq minimum specified, then data from Port" B" read is not valid until following Port" B" clock cycle (ie, time from write to valid read on opposite port will be tco + 2 tcyc2 + tcb2). If tco \leq minimum specified, then data from Port" B" read is not valid until following Port "B" clock cycle (ie, time from write to valid read on opposite port will be tco + 2 tcyc2 + tcb2). If tco \leq minimum specified, then data from Port "B" read is not valid until following Port "B" clock cycle (ie, time from write to valid read on opposite port will be tco + 2 tcyc2 + tcb2). If tco \leq minimum specified, then data from Port "B" read is not valid until following Port "B" clock cycle (ie, time from write to valid read on opposite port will be tco + 2 tcyc2 + tcb2). If tco < minimum specified is not valid read on opposite port will be tco + 2 tcyc2 + tcb2). If tco < minimum specified is not valid read on opposite port will be tco + 2 tcyc2 + tcb2). If tco < minimum specified is not valid read on opposite port will be tco + 2 tcyc2 + tcb2). If tco < minimum specified is not valid read on opposite port will be tco + 2 tcyc2 + tcb2). If tco < minimum specified is not valid read on opposite port will be tco + 2 tcyc2 + tcb2). If tco < minimum specified is not valid read on opposite port will be tco + 2 tcyc2 + tcb2). If tco < minimum specified is not valid read on opposite port will be tco + 2 tcyc2 + tcb2). If tco < minimum specified is not valid read on opposite port will be tco + 2 tcyc2 + tcb2). If tco < minimum specified is not valid read on opposite port will be tco + 2 tcyc2 + tcb2). If tco < minimum specified is not valid read on opposite port will be tco + 2 tcyc2 + tcb2). If tco < minimum specified is not valid read on opposite port will be tco + 2 tcyc2 + tcb2). If tco < minimum specified is not valid read on opposite port will be tco + 2 tcyc2 + tcb2). If tco < minimum specified is not valid read on opposite port will be tco + 2 tcyc2 + tcb2). If tco < minimum specified is not valid read on opposite port will be tco +$ > minimum, then data from Port "B" read is available on first Port "B" clock cycle (ie, time from write to valid read on opposite port will be tco + tcyc2 + tcp2).
- All timing is the same for Left and Right ports. Port "A" may be either Left or Right port. Port "B" is the opposite of Port "A"



**Commercial Temperature Range** 

## Timing Waveform with Port-to-Port Flow-Through Read<sup>(4,5,7)</sup>




- 1. B1 Represents Bank #1; B2 Represents Bank #2. Each Bank consists of one IDT70V9369 for this waveform, and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
- 2.  $\overline{UB}$ ,  $\overline{LB}$ ,  $\overline{OE}$ , and  $\overline{ADS}$  = Vil.; CE1(B1), CE1(B2), R/ $\overline{W}$  and  $\overline{CNTRST}$  = ViH.
- 3. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 4.  $\overline{CE}_0$ ,  $\overline{UB}$ ,  $\overline{LB}$ , and  $\overline{ADS}$  = VIL; CE1 and  $\overline{CNTRST}$  = VIH.
- 5.  $\overline{OE} = VIL$  for the Right Port, which is being read from.  $\overline{OE} = VIH$  for the Left Port, which is being written to.
- 6. If tccs≤maximum specified, then data from right port READ is not valid until the maximum specified for tcwpp.

  If tccs>maximum specified, then data from right port READ is not valid until tccs + tcp1. tcwpp does not apply in this case.
- 7. All timing is the same for both Left and Right ports. Port "A" may be either Left or Right port. Port "B" is the opposite from Port "A".




**Commercial Temperature Range** 

Timing Waveform of Pipelined Read-to-Write-to-Read (**OE** = VIL)(3)



Timing Waveform of Pipelined Read-to-Write-to-Read (**OE** Controlled)<sup>(3)</sup>




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- CE<sub>0</sub>, UB, LB, and ADS = VIL; CE<sub>1</sub> and CNTRST = VIH. "NOP" is "No Operation".
- $Addresses do not have to be accessed sequentially since \overline{ADS} = VIL constantly loads the address on the rising edge of the CLK; numbers are for the constantly loads the address on the rising edge of the CLK; numbers are for the constantly loads the address on the rising edge of the CLK; numbers are for the constantly loads the address on the rising edge of the CLK; numbers are for the constantly loads the address on the rising edge of the CLK; numbers are for the constantly loads the address on the rising edge of the CLK; numbers are for the constantly loads the address on the rising edge of the CLK; numbers are for the constantly loads the address on the rising edge of the CLK; numbers are for the constantly loads the address on the rising edge of the CLK; numbers are for the constantly loads the address on the rising edge of the CLK; numbers are for the constantly loads the address on the rising edge of the constantly loads the address on the rising edge of the constantly loads the address on the rising edge of the constantly loads the address of the constantly loads the address of the constantly loads the address of the constantly loads the$ reference use only.
- "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.




**Commercial Temperature Range** 

Timing Waveform of Flow-Through Read-to-Write-to-Read (**OE** = VIL)(3)




Timing Waveform of Flow-Through Read-to-Write-to-Read (**OE** Controlled)(3)




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 3.  $\overline{CE}_0$ ,  $\overline{UB}$ ,  $\overline{LB}$ , and  $\overline{ADS}$  = VIL; CE1 and  $\overline{CNTRST}$  = VIH. "NOP" is "No Operation".
- 4. Addresses do not have to be accessed sequentially since  $\overline{ADS}$  = V<sub>IL</sub> constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.



Timing Waveform of Pipelined Read with Address Counter Advance<sup>(1)</sup>




 $Timing\ Waveform\ of\ Flow-Through\ Read\ with\ Address\ Counter\ Advance^{(1)}$ 




- 1.  $\overline{CE}_0$ ,  $\overline{OE}$ ,  $\overline{UB}$ , and  $\overline{LB}$  = V<sub>IL</sub>; CE<sub>1</sub>, R/ $\overline{W}$ , and  $\overline{CNTRST}$  = V<sub>IH</sub>.
- 2. If there is no address change via  $\overline{ADS}$  = VIL (loading a new address) or  $\overline{CNTEN}$  = VIL (advancing the address), i.e.  $\overline{ADS}$  = VIH and  $\overline{CNTEN}$  = VIH, then the data output remains constant for subsequent clocks.



# Timing Waveform of Write with Address Counter Advance (Flow-Through or Pipelined Outputs)<sup>(1)</sup>



## Timing Waveform of Counter Reset (Pipelined Outputs)(2)



- 1.  $\overline{CE}_0$ ,  $\overline{UB}$ ,  $\overline{LB}$ , and  $R/\overline{W} = V_{IL}$ ;  $CE_1$  and  $\overline{CNTRST} = V_{IH}$ .
- 2.  $\overline{CE}_0$ ,  $\overline{UB}$ ,  $\overline{LB}$  = VIL;  $CE_1$  = VIH.
- 3. The "Internal Address" is equal to the "External Address" when  $\overline{ADS} = V_{IL}$  and equals the counter output when  $\overline{ADS} = V_{IH}$ .
- 4. Addresses do not have to be accessed sequentially since  $\overline{ADS} = V_{IL}$  constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 6. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset cycle. ADDRo will be accessed. Extra cycles are shown here simply for clarification.
- CNTEN = V<sub>IL</sub> advances Internal Address from 'An' to 'An +1'. The transition shown indicates the time required for the counter to advance.
   The 'An +1' Address is written to during this cycle.



## **Functional Description**

The IDT70V9369 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal, however, the self-timed internal write pulse is independent of the LOW to HIGH transition of the clock signal.


An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to staff the operation of the address counters for fast interleaved memory applications.

 $\overline{\text{CE}}_0 = \text{VIL}$  and CE1 = VIH for one clock cycle will power down the internal circuitry to reduce static power consumption. Multiple chip enables allow easier banking of multiple IDT70V9369's for depth expansion configurations. When the Pipelined output mode is enabled, two cycles are required with  $\overline{\text{CE}}_0 = \text{VIL}$  and CE1 = VIH to re-activate the outputs.

## Depth and Width Expansion

The IDT70V9369 features dual chip enables (refer to Truth Table I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.


The IDT70V9369 can also be used in applications requiring expanded width, as indicated in Figure 4. Since the banks are allocated at the discretion of the user, the external controller can be set up to drive the input signals for the various devices as required to allow for 36-bit or wider applications.





**Commercial Temperature Range** 

Ordering Information



#### NOTES

LEAD FINISH (SnPb) parts are Obsolete. Product Discontinuation Notice - PDN# SP-17-02

Note that information regarding recently obsoleted parts are included in this datasheet for customer convenience.

## Orderable Part Information

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
9	70V9369L9PFG	PNG100	TQFP	С
	70V9369L9PFG8	PNG100	TQFP	С



70V9369L

10/23/08:

07/26/10:

High-Speed 3.3V 16K x 18 Dual-Port Synchronous Pipelined Static RAM

**Commercial Temperature Range** 

01/08/02: Initial Public Release

10/11/04: Removed "Preliminary" status

Page 4 Updated Truth Table II

Updated Absolute Maximum Ratings

Updated Capacitance table

Page 5 Added 6ns speed grade and 7ns I-temp, removed 9ns I-temp and updated DC power numbers

in the DC Electrical Characteristics Table

Page 7 Added 6ns speed grade and 7ns I-temp and removed 9ns I-temp AC timing numbers

from the AC Electrical Characteristics Table Updated to E for 7ns and 9ns speed grades

Page 9 Added Timing Waveform of Left Port Write to Pipelined Right Port Read

Page 16 Added 6ns speed grade and 7ns I-temp and removed 9ns I-temp to ordering information

Page 1 & 16
Page 16
Page 16
Page 1
Page 1
Page 1
Page 16
Page 1
Page 16
Page 16
Page 16
Removed "IDT" from orderable part number
Added green parts availability to features
Added green indicator to ordering information

Page 7 In order to correct the header notes of the AC Elect Chars Table and align them with the Industrial temp

range values located in the table, the commercial TA header note has been removed

Pages 8-12 In order to correct the footnotes of timing diagrams, CNTEN has been removed to reconcile the footnotes

with the CNTEN logic definition found in Truth Table II - Address Counter Control

06/20/15: Page 2 Removed IDT in reference to fabrication

Page 2 Removed date for the 100-PIN TQFP configuration

Page 2 & 16 The package code PN100-1 changed to PN100 to match standard package codes

Page 6 Corrected typo in the Typical Output Derating drawing
Page 16 Added Tape and Reel indicator to Ordering Information
Product Discontinuation Notice - PDN# SP-17-02

02/22/18: Product Discontinuation Notice - PDN

Last time buy expires June 15, 2018

11/14/19: Page 2 Rotated PNG100 TQFP pin configuration to accurately reflect pin 1 orientation

Page 16 Added Orderable Part Information table

## **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

## **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <a href="https://www.renesas.com/contact-us/">www.renesas.com/contact-us/</a>.