

Description

The 83PR226I-01 is a programmable LVPECL synthesizer that is “forward” footprint compatible with standard 5mm x 7mm oscillators. Forward footprint compatibility means, a board is designed to accommodate the crystal oscillator interface, and the optional control pins are also fully compatible with a canned oscillator footprint (the canned oscillator will drop onto the 10-VFQFN footprint for second sourcing purposes). This capability provides designers with programmability and lead time advantages of silicon/crystal based solutions, while maintaining compatibility with industry standard 5mm x 7mm oscillator footprints for ease of supply chain management. Oscillator-level performance is maintained with IDT’s 3rd generation FemtoClock® PLL technology, which delivers sub 1ps RMS phase jitter.

The 83PR226I-01 defaults to 125MHz using a 25MHz crystal with all 4 of the programming pins floating (pulled HIGH with internal pullup resistors), but can be also be set to 15 different frequency multiplier settings to support a wide variety of applications. The table below shows some of the more common application settings.


Features

- Footprint compatible with 5mm x 7mm differential oscillators
- One differential LVPECL output pair
- Crystal oscillator interface which can also be overdriven a single-ended or differential reference clock
- Output frequency range: 83.33MHz – 213.33MHz
- Crystal/Input frequency range: 15.625MHz – 32MHz
- VCO range: 500MHz – 640MHz
- PCI Express (2.5Gb/s) and Gen 2 (5 Gb/s) jitter compliant
- Cycle-to-cycle jitter: 45ps (maximum)
- RMS phase jitter @ 125MHz, 1.875MHz – 20MHz: 0.47ps (typical)
- Full 3.3V or 2.5V operating supply
- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) packages

Common Applications and Settings (not exhaustive)

M1	M0	N1	N0	XTAL (MHz)	Output Freq (MHz)	Application(s)
0	0	1	0	19.44	155.52	SONET
0	0	1	0	19.2	153.6	W-CDMA
0	0	1	1	19.2	122.8	W-CDMA
0	1	0	0	26.5625	106.25	1G, 2G Fibre Channel
0	1	0	1	26.5625	212.5	2G, 4G Fibre Channel
1	0	0	1	25	166.66	Processor, PCI-X
1	1	0	0	24	100	Processor, PCI Express 1
1	1	0	1	24	200	Processor, PCI Express 2
1	1	0	1	22.5	187.5	12G Ethernet
1	1	1	0	25	156.25	10 Gb Ethernet
1	1	1	1	25	125	1 Gb Ethernet (default)

Pin Assignments



83PR226I-01
10-VFQFN
5mm x 7mm x 1mm package body
K Package
Top View

Block Diagram




Table 1. Pin Descriptions

Number	Name	Type	Description
1, 2	M1, M0	Input Pullup	Feedback divider control inputs. Sets the feedback divider value to one of four values: ÷32, ÷25, ÷24, or ÷20 (see Table 3A). LVCMOS/LVTTL interface levels.
3	V _{EE}	Power	Negative supply pin.
4, 5	XTAL_IN XTAL_OUT	Input	Crystal oscillator interface XTAL_IN is the input, XTAL_OUT is the output. This oscillator interface can also be driven by a single-ended or differential reference clock.
6, 7	Q, nQ	Output	Differential output pair. LVPECL interface levels.
8	V _{CC}	Power	Power supply pin.
9, 10	N1, N0	Input Pullup	Output divider control inputs. Sets the output divider value to one of four values: ÷3, ÷4, ÷5, or ÷6 (see Table 3B). LVCMOS/LVTTL interface levels.

NOTE: Pullup refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			3.5		pF
R _{PULLUP}	Input Pullup Resistor			51		kΩ

Function Tables

Table 3A. Feedback Divider M Function Table

M1	M0	M Value
0	0	÷32
0	1	÷24
1	0	÷20
1	1	÷25

Table 3B. Output Divider N Function Table

N1	N0	M Value
0	0	÷6
0	1	÷3
1	0	÷4
1	1	÷5

Absolute Maximum Ratings

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V_{CC}	4.6V
Inputs, V_I	-0.5V to $V_{CC} + 0.5V$
Outputs, I_O Continuous Current Surge Current	50mA 100mA
Package Thermal Impedance, θ_{JA}	38.05°C/W (0 mps)
Storage Temperature, T_{STG}	-65°C to 150°C

DC Electrical Characteristics

Table 4A. Power Supply DC Characteristics, $V_{CC} = 3.3V \pm 5\%$, $V_{EE} = 0V$, $T_A = -40^\circ C$ to $85^\circ C$, $T_b = 105^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{CC}	Power Supply Voltage		3.135	3.3	3.465	V
I_{EE}	Power Supply Current				172	mA

Table 4B. Power Supply DC Characteristics, $V_{CC} = 2.5V \pm 5\%$, $V_{EE} = 0V$, $T_A = -40^\circ C$ to $85^\circ C$, $T_b = 105^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{CC}	Power Supply Voltage		2.375	2.5	2.625	V
I_{EE}	Power Supply Current				150	mA

Table 4C. LVCMOS/LVTTL DC Characteristics, $V_{CC} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$, $V_{EE} = 0V$, $T_A = -40^\circ C$ to $85^\circ C$, $T_b = 105^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{IH}	Input High Voltage	$V_{CC} = 3.465V$	2		$V_{CC} + 0.3$	V
		$V_{CC} = 2.625V$	1.7		$V_{CC} + 0.3$	V
V_{IL}	Input Low Voltage	$V_{CC} = 3.465V$	-0.3		0.8	V
		$V_{CC} = 2.625V$	-0.3		0.7	V
I_{IH}	Input High Current	M[1:0], N[1:0] $V_{CC} = V_{IN} = 3.465V$			5	μA
I_{IL}	Input Low Current	M[1:0], N[1:0] $V_{CC} = 3.465V, V_{IN} = 0V$	-150			μA

Table 4D. LVPECL DC Characteristics, $V_{CC} = 3.3V \pm 5\%$, $V_{EE} = 0V$, $T_A = -40^\circ C$ to $85^\circ C$, $T_b = 105^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{OH}	Output High Voltage; NOTE 1		$V_{CC} - 1.4$		$V_{CC} - 0.9$	V
V_{OL}	Output Low Voltage; NOTE 1		$V_{CC} - 2.0$		$V_{CC} - 1.7$	V
V_{SWING}	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs termination with 50Ω to $V_{CC} - 2V$.

Table 4E. LVPECL DC Characteristics, $V_{CC} = 2.5V \pm 5\%$, $V_{EE} = 0V$, $T_A = -40^\circ C$ to $85^\circ C$, $T_b = 105^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{OH}	Output High Voltage; NOTE 1		$V_{CC} - 1.4$		$V_{CC} - 0.9$	V
V_{OL}	Output Low Voltage; NOTE 1		$V_{CC} - 2.0$		$V_{CC} - 1.5$	V
V_{SWING}	Peak-to-Peak Output Voltage Swing		0.4		1.0	V

NOTE 1: Outputs termination with 50Ω to $V_{CC} - 2V$.

Table 5. Crystal Characteristics

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fundamental			
Frequency		15.625		32	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF

AC Electrical Characteristics

Table 6A. AC Characteristics, $V_{CC} = 3.3V \pm 5\%$, $V_{EE} = 0V$, $T_A = -40^\circ C$ to $85^\circ C$, $T_b = 105^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f_{MAX}	Output Frequency		83.33		213.33	MHz
$f_{jit(cc)}$	Cycle-to-Cycle Jitter; NOTE 1				45	ps
$f_{jit(\emptyset)}$	RMS Phase Jitter (Random); NOTE 2	156.25MHz, Integration Range: 1.875MHz – 20MHz		0.44		ps
		125MHz, Integration Range: 1.875MHz – 20MHz		0.47		ps
		100MHz, Integration Range: 1.875MHz – 20MHz		0.48		ps
t_j (PCIe Gen 1)	Phase Jitter Peak-to-Peak; NOTE 3	100MHz, (1.2MHz – 21.9MHz), 10^6 samples, 25MHz crystal input		17.20		ps
		125MHz, (1.2MHz – 21.9MHz), 10^6 samples, 25MHz crystal input		16.52		ps
$t_{REFCLK_HF_RMS}$ (PCIe Gen 2)	Phase Jitter RMS; NOTE 4	100MHz, 25MHz crystal input		1.70		ps
		125MHz, 25MHz crystal input		1.61		ps
t_R / t_F	Output Rise/Fall Time	20% to 80%	200		700	ps
odc	Output Duty Cycle		47		53	%
t_{LOCK}	PLL Lock Time; NOTE 5				100	ms

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 1: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 2: Please refer to the Phase Noise plots.

NOTE 3: Peak-to-Peak jitter after applying system transfer function for the Common Clock Architecture. Maximum limit for PCI Express Gen 1 is 86ps peak-to-peak for a sample size of 10^6 clock periods.

NOTE 4: RMS jitter after applying the two evaluation bands to the two transfer functions defined in the Common Clock Architecture and reporting the worst case results for each evaluation band. Maximum limit for PCI Express Generation 2 is 3.1ps RMS for $t_{REFCLK_HF_RMS}$ (High Band) and 3.0ps RMS for $t_{REFCLK_LF_RMS}$ (Low Band).

NOTE 5: This parameter is guaranteed using a 25MHz crystal.

Table 6B. AC Characteristics, $V_{CC} = 2.5V \pm 5\%$, $V_{EE} = 0V$, $T_A = -40^\circ C$ to $85^\circ C$, $T_b = 105^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f_{MAX}	Output Frequency		83.33		213.33	MHz
$f_{jit(cc)}$	Cycle-to-Cycle Jitter; NOTE 1				45	ps
$f_{jit}(\emptyset)$	RMS Phase Jitter (Random); NOTE 2	156.25MHz, Integration Range: 1.875MHz – 20MHz		0.44		ps
		125MHz, Integration Range: 1.875MHz – 20MHz		0.48		ps
		100MHz, Integration Range: 1.875MHz – 20MHz		0.49		ps
t_j (PCIe Gen 1)	Phase Jitter Peak-to-Peak; NOTE 3	100MHz, (1.2MHz – 21.9MHz), 10^6 samples, 25MHz crystal input		12.18		ps
		125MHz, (1.2MHz – 21.9MHz), 10^6 samples, 25MHz crystal input		16.41		ps
$t_{REFCLK_HF_RMS}$ (PCIe Gen 2)	Phase Jitter RMS; NOTE 4	100MHz, 25MHz crystal input		1.47		ps
		125MHz, 25MHz crystal input		1.74		ps
t_R / t_F	Output Rise/Fall Time	20% to 80%	200		700	ps
odc	Output Duty Cycle		47		53	%
t_{LOCK}	PLL Lock Time; NOTE 5				100	ms

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 1: This parameter is defined in accordance with JEDEC Standard 65.


NOTE 2: Please refer to the Phase Noise plots.

NOTE 3: Peak-to-Peak jitter after applying system transfer function for the Common Clock Architecture. Maximum limit for PCI Express Gen 1 is 86ps peak-to-peak for a sample size of 10^6 clock periods.


NOTE 4: RMS jitter after applying the two evaluation bands to the two transfer functions defined in the Common Clock Architecture and reporting the worst case results for each evaluation band. Maximum limit for PCI Express Generation 2 is 3.1ps RMS for $t_{REFCLK_HF_RMS}$ (High Band) and 3.0ps RMS for $t_{REFCLK_LF_RMS}$ (Low Band).

NOTE 5: This parameter is guaranteed using a 25MHz crystal.


Typical Phase Noise at 156.25MHz (3.3V)




Typical Phase Noise at 100MHz (3.3V)




Typical Phase Noise at 125MHz (3.3V)




Parameter Measurement Information




3.3V LVPECL Output Load AC Test Circuit




2.5V LVPECL Output Load AC Test Circuit




Cycle-to-Cycle Jitter



Output Duty Cycle/Pulse Width/Period




Output Rise/Fall Time



RMS Phase Jitter

Parameter Measurement Information, continued



PLL Lock Time

Applications Information

Recommendations for Unused Input Pins

Inputs:

LVC MOS Control Pins

All control pins have internal pull-ups; additional resistance is not required but can be added for additional protection. A 1kΩ resistor can be used.

Crystal Input Interface

The 83PR226I-01 has been characterized with 18pF parallel resonant crystals. The capacitor values shown in *Figure 1* below were determined using an 18pF parallel resonant crystal and were chosen to minimize the ppm error.




Figure 1. Crystal Input Interface

Overdriving the XTAL Interface

The XTAL_IN input can accept a single-ended LVCMOS signal through an AC coupling capacitor. A general interface diagram is shown in *Figure 2A*. The XTAL_OUT pin can be left floating. The maximum amplitude of the input signal should not exceed 2V and the input edge rate can be as slow as 10ns. This configuration requires that the output impedance of the driver (R_o) plus the series resistance (R_s) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R_1 and R_2 in parallel should equal the transmission line impedance. For most 50Ω applications, R_1 and R_2 can be 100Ω. This can also be accomplished by removing R_1 and making R_2 50Ω. By overdriving the crystal oscillator, the device will be functional, but note, the device performance is guaranteed by using a quartz crystal.




Figure 2A. General Diagram for LVCMOS Driver to XTAL Input Interface




Figure 2B. General Diagram for LVPECL Driver to XTAL Input Interface

VFQFN EPAD Thermal Release Path

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 3*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as “heat pipes”. The number of vias (i.e. “heat pipes”) are application specific and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor’s Thermally/ Electrically Enhance Leadframe Base Package, Amkor Technology.




Figure 3. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)

Termination for 3.3V LVPECL Outputs

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential outputs are low impedance follower outputs that generate ECL/LVPECL compatible signals. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50Ω transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 4A and 4B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




Figure 4A. 3.3V LVPECL Output Termination




Figure 4B. 3.3V LVPECL Output Termination

Termination for 2.5V LVPECL Outputs

Figure 5A and Figure 5B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50Ω to $V_{CC} - 2V$. For $V_{CC} = 2.5V$, the $V_{CC} - 2V$ is very close to ground level. The R3 in Figure 5B can be eliminated and the termination is shown in Figure 5C.




Figure 5A. 2.5V LVPECL Driver Termination Example




Figure 5B. 2.5V LVPECL Driver Termination Example




Figure 5C. 2.5V LVPECL Driver Termination Example

Schematic Example

Figure 6 shows an example of 83PR226I-01 application schematic. In this example, the device is operated at $V_{CC} = 3.3V$. The 18pF parallel resonant 25MHz crystal is used. The $C1 = 27pF$ and $C2 = 27pF$ are recommended for frequency accuracy. For different board layout, the $C1$ and $C2$ may be slightly adjusted for optimizing frequency accuracy. Two examples of LVPECL termination are shown in this schematic. Additional termination approaches are shown in the LVPECL Termination Application Note.




Figure 6. 83PR226I-01 Schematic Example

PCI Express Application Note


PCI Express jitter analysis methodology models the system response to reference clock jitter. The block diagram below shows the most frequently used *Common Clock Architecture* in which a copy of the reference clock is provided to both ends of the PCI Express Link.

In the jitter analysis, the transmit (Tx) and receive (Rx) SerDes PLLs are modeled as well as the phase interpolator in the receiver. These transfer functions are called H1, H2, and H3 respectively. The overall system transfer function at the receiver is: $H_t(s) = H_3(s) \times [H_1(s) - H_2(s)]$

The jitter spectrum seen by the receiver is the result of applying this system transfer function to the clock spectrum X(s) and is:


$$Y(s) = X(s) \times H_3(s) \times [H_1(s) - H_2(s)]$$

In order to generate time domain jitter numbers, an inverse Fourier Transform is performed on $X(s) \times H_3(s) \times [H_1(s) - H_2(s)]$.




PCI Express Common Clock Architecture

For PCI Express Gen 1, one transfer function is defined and the evaluation is performed over the entire spectrum: DC to Nyquist (e.g. for a 100MHz reference clock: 0Hz – 50MHz) and the jitter result is reported in peak-peak.




PCI Express Gen 1 Magnitude of Transfer Function

For PCI Express Gen 2, two transfer functions are defined with 2 evaluation ranges and the final jitter number is reported in RMS. The two evaluation ranges for PCI Express Gen 2 are: 10kHz – 1.5MHz (Low Band), and 1.5MHz – Nyquist (High Band). The plots show the individual transfer functions as well as the overall transfer function Ht.



PCIe Gen 2A Magnitude of Transfer Function



PCIe Gen 2B Magnitude of Transfer Function

For a more thorough overview of PCI Express jitter analysis methodology, please refer to IDT Application Note *PCI Express Reference Clock Requirements*.

Power Considerations

This section provides information on power dissipation and junction temperature for the 83PR226I-01. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the 83PR226I-01 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{CC} = 3.3V + 5\% = 3.465V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = $V_{CC_MAX} \times I_{EE_MAX} = 3.465V \times 172mA = \mathbf{595.98mW}$
- Power (outputs)_{MAX} = **30mW/Loaded Output pair**

Total Power_{MAX} (3.465V, with all outputs switching) = $595.98mW + 30mW = \mathbf{625.98mW}$

2. Junction Temperature.

Junction temperature, T_j , is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS devices is 125°C.

The equation for T_j is as follows: $T_j = \theta_{JA} \times Pd_total + T_A$

T_j = Junction Temperature

θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 38.05°C/W per Table 7 below.

Therefore, T_j for an ambient temperature of 85°C with all outputs switching is:

$$85^\circ\text{C} + 0.626\text{W} \times 38.05^\circ\text{C/W} = 108.8^\circ\text{C}. \text{ This is below the limit of } 125^\circ\text{C}.$$

This calculation is only an example. T_j will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board.

Table 7. Thermal Resistance θ_{JA} for 10-VFQFN, Forced Convection

θ_{JA} vs. Air Flow	
Meters per Second	0
Multi-Layer PCB, JEDEC Standard Test Boards	38.05°C/W

3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in *Figure 7*.




Figure 7. LVPECL Driver Circuit and Termination

To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of $V_{CC} - 2V$.

- For logic high, $V_{OUT} = V_{OH_MAX} = V_{CC_MAX} - 0.9V$
 $(V_{CC_MAX} - V_{OH_MAX}) = 0.9V$
- For logic low, $V_{OUT} = V_{OL_MAX} = V_{CO_MAX} - 1.7V$
 $(V_{CC_MAX} - V_{OL_MAX}) = 1.7V$

Pd_H is power dissipation when the output drives high.

Pd_L is the power dissipation when the output drives low.

$$Pd_H = [(V_{OH_MAX} - (V_{CC_MAX} - 2V))/R_L] \times (V_{CC_MAX} - V_{OH_MAX}) = [(2V - (V_{CC_MAX} - V_{OH_MAX}))/R_L] \times (V_{CC_MAX} - V_{OH_MAX}) = [(2V - 0.9V)/50\Omega] \times 0.9V = \mathbf{19.8mW}$$

$$Pd_L = [(V_{OL_MAX} - (V_{CC_MAX} - 2V))/R_L] \times (V_{CC_MAX} - V_{OL_MAX}) = [(2V - (V_{CC_MAX} - V_{OL_MAX}))/R_L] \times (V_{CC_MAX} - V_{OL_MAX}) = [(2V - 1.7V)/50\Omega] \times 1.7V = \mathbf{10.2mW}$$

$$\text{Total Power Dissipation per output pair} = Pd_H + Pd_L = \mathbf{30mW}$$

Reliability Information

Table 8. θ_{JA} vs. Air Flow Table for a 10-VFQFN

θ_{JA} vs. Air Flow	
Meters per Second	0
Multi-Layer PCB, JEDEC Standard Test Boards	38.05°C/W

Table 9. θ_{JB} for a 10-VFQFN


Parameter	Conditions	Value
θ_{JB}	Multi-Layer PCB, JEDEC Standard Test Boards	14.26°C/W

Transistor Count

The transistor count for 83PSR226I-01 is: 6613

Package Outline - K Suffix for 10-VFQFN (CONT)

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED
00	Initial Release	01/20/12	RAC
01	CORRECT THE TITLE	09/19/12	RT
02	COMBINE POD & LAND PATTERN	08/6/13	KS
03	FLIP THE LAND PATTERN	08/12/13	KS



NOTES:

1. ALL DIMENSION ARE IN mm. ANGLES IN DEGREES.
2. TOP DOWN VIEW, AS VIEWED ON PCB.
3. COMPONENT OUTLINE SHOW FOR REFERENCE IN GREEN.
4. LAND PATTERN IN BLUE. NSMD PATTERN ASSUMED.
5. LAND PATTERN RECOMMENDATION PER IPC-7351B GENERIC REQUIREMENT FOR SURFACE MOUNT DESIGN AND LAND PATTERN.

TOLERANCES UNLESS SPECIFIED DECIMAL X.X ±.1 XXX ±.05 XXXX ±.030	IDT 8024 Silver Creek Valley Road San Jose CA 95138 PHONE: (408) 284-8200 FAX: (408) 284-3572 WWW.IDT.COM	TITLE IR/ANGIO PACKAGE OUTLINE SIZE 5.0 x 7.0 mm BODY 10/254 mm PITCH 0FN	REV 03
	APPROVALS DRAWN @AC 1/19/12 CHECKED	DRAWING No. PSC-4216	DO NOT SCALE DRAWING

Ordering Information

Table 10. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
83PR226BKI-01LF	ICS3R226BI1L	10-VFQFN, lead-free	Tray	-40°C to 85°C
83PR226BKI-01LFT	ICS3R226BI1L	10-VFQFN, lead-free	Tape & Reel	-40°C to 85°C

Revision History Sheet

Revision Date	Description of Change
October 6, 2017	Added the $T_b = 105^\circ\text{C}$ test condition to all DC and AC electrical characteristics tables.
April 13, 2017	Added Theta J_B table. Replaced ICS package drawing with IDT drawing. Updated data sheet header/footer.
March 4, 2016	Ordering Information - removed quantity from tape and reel. Deleted LF note below table. Removed ICS from part numbers where needed. Updated data sheet header and footer.
August 10, 2010	AC Characteristics Tables - added NOTE 5 to PLL Lock Time.
August 2, 2010	AC Characteristics Tables - added PLL Lock Time spec. Added thermal note and updated PCIe notes. Added PLL Lock Time Diagram. Updated <i>Overdriving the XTAL Interface</i> section. Added PCIe Application Note. Updated Package Outline.
July 31, 2008	Package Dimensions - added 0.1mm dimension to small pad.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.