DATA SHEET

General Description

The 843251-04 is a 10Gb/12Gb Ethernet Clock Generator. The 843251-04 can synthesize 10 Gigabit Ethernet and 12 Gigabit Ethernet with a 25MHz crystal. It can also generate SATA and 10Gb Fibre Channel reference clock frequencies with the appropriate choice of crystals. The 843251-04 has excellent phase jitter performance and is packaged in a small 8-pin TSSOP, making it ideal for use in systems with limited board space.

Features

- One differential 3.3V LVPECL output
- Crystal oscillator interface designed for 18pF parallel resonant crystal
- Crystal input frequency range: 19.33MHz 30MHz
- Output frequency range: 145MHz 187.5MHz
- VCO range: 580MHz 750MHz
- RMS phase jitter @ 156.25MHz, (1.875MHz 20MHz): 0.39ps (typical)
- Full 3.3V supply mode
- 0°C to 70°C ambient operating temperature
- · Available in lead-free (RoHS 6) package


Configuration Table with 25MHz Crystal

Inputs					
Crystal Frequency (MHz))	Feedback Divide	VCO Frequency (MHz)	N Output Divide	Output Frequency (MHz)	Application
25	30	750	4	187.5	12 Gigabit Ethernet
25	25	625	4	156.25	10 Gigabit Ethernet


Configuration Table with Selectable Crystals

Inputs					
Crystal Frequency (MHz))	Feedback Divide	VCO Frequency (MHz)	N Output Divide	Output Frequency (MHz)	Application
20	30	600	4	150	SATA
21.25	30	637.5	4	159.375	10 Gigabit Fibre Channel
24	25	600	4	150	SATA
25.5	25	637.5	4	159.375	10 Gigabit Fibre Channel
30	25	750	4	187.5	12 Gigabit Fibre Channel

Block Diagram



Pin Assignment



843251-04 8 Lead TSSOP 4.40mm x 3.0mm package body



Pin Description and Pin Characteristic Tables

Table 1. Pin Descriptions

Number	Name	Туре		Description
1	V _{CCA}	Unused		Analog supply pin.
2	V _{EE}	Power		Negative supply pin.
3, 4	XTAL_OUT XTAL_IN	Input		Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output.
5	FREQ_SEL	Input	Pulldown	Frequency select pin. LVCMOS/LVTTL interface levels.
6, 7	nQ, Q	Output		Differential output pair. LVPECL interface levels.
8	V _{CC}	Power		Core supply pin.

NOTE: Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
R _{PULLDOWN}	Input Pulldown Resistor			51		kΩ

Absolute Maximum Ratings

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating	
Supply Voltage, V _{CC}	4.6V	
Inputs, V _I	-0.5V to V _{CC} + 0.5V	
Outputs, I _O Continuous Current Surge Current	50mA 100mA	
Package Thermal Impedance, θ_{JA}	129.5°C/W (0 mps)	
Storage Temperature, T _{STG}	-65°C to 150°C	

DC Electrical Characteristics

Table 3A. Power Supply DC Characteristics, $V_{CC} = 3.3V \pm 5\%$, $V_{EE} = 0V$, $T_A = 0^{\circ}C$ to $70^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{CC}	Positive Supply Voltage		3.135	3.3	3.465	V
V _{CCA}	Analog Supply Voltage		V _{CC} - 0.13	3.3	V _{CC}	V
I _{EE}	Power Supply Current				70	mA
i _{CCA}	Analog Supply Current				13	mA



Table 3B. LVCMOS/LVTTL DC Characteristics, $V_{CC} = 3.3V \pm 5\%$, $V_{EE} = 0V$, $T_A = 0^{\circ}C$ to $70^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage		2		V _{CC} + 0.3	V
V _{IL}	Input Low Voltage		-0.3		0.8	V
I _{IH}	Input High Current	$V_{CC} = V_{IN} = 3.465V$			150	μΑ
I _{IL}	Input Low Current	$V_{CC} = 3.465V, V_{IN} = 0V$	-5			μΑ

Table 3C. LVPECL DC Characteristics, V_{CC} = 3.3V ± 5%, V_{EE} = 0V, T_A = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OH}	Output High Current; NOTE 1		V _{CC} – 1.4		V _{CC} – 0.9	μΑ
V _{OL}	Output Low Current; NOTE 1		$V_{CC} - 2.0$		V _{CC} – 1.7	μΑ
V _{SWING}	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs termination with 50Ω to $\mbox{V}_{\mbox{CC}}$ – 2V.

Table 4. Crystal Characteristics

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fundamental			
Frequency		19.33		30	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF

AC Electrical Characteristics

Table 5. AC Characteristics, $V_{CC} = 3.3V \pm 5\%$, $V_{EE} = 0V$, $T_A = 0^{\circ}C$ to $70^{\circ}C$


Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{OUT}	Output Frequency		145		187.5	MHz
fiit(O)	RMS Phase Jitter, Random;	156.25MHz, (Integration Range: 1.875MHz – 20MHz)		0.39		ps
fit(Ø) NOTE 1	187.5MHz, (Integration Range: 1.875MHz – 20MHz)		0.40		ps	
t _R / t _F	Output Rise/Fall Time	20% to 80%	285		415	ps
odc	Output Duty Cycle		48		52	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 1: Please refer to Phase Noise Plots.




Typical Phase Noise at 187.5MHz






Typical Phase Noise at 156.25MHz







Parameter Measurement Information




3.3V LVPECL Output Load AC Test Circuit



Output Duty Cycle/Pulse Width/Period



RMS Phase Jitter



Output Rise/Fall Time



Application Information

Power Supply Filtering Technique

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The 843251-04 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. V_{CC} and V_{CCA} should be individually connected to the power supply plane through vias, and $0.01\mu F$ bypass capacitors should be used for each pin. Figure 1 illustrates this for a generic V_{CC} pin and also shows that V_{CCA} requires that an additional 10Ω resistor along with a $10\mu F$ bypass capacitor be connected to the V_{CCA} pin.




Figure 1. Power Supply Filtering

Crystal Input Interface

The 843251-04 has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in *Figure 2* below were determined using a 25MHz, 18pF parallel resonant crystal and were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts.




Figure 2. Crystal Input Interface



Overdriving the XTAL Interface

The XTAL_IN input can be overdriven by an LVCMOS driver or by one side of a differential driver through an AC coupling capacitor. The XTAL_OUT pin can be left floating. The amplitude of the input signal should be between 500mV and 1.8V and the slew rate should not be less than 0.2V/ns. For 3.3V LVCMOS inputs, the amplitude must be reduced from full swing to at least half the swing in order to prevent signal interference with the power rail and to reduce internal noise. *Figure 3A* shows an example of the interface diagram for a high speed 3.3V LVCMOS driver. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two

ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most 50Ω applications, R1 and R2 can be 100Ω . This can also be accomplished by removing R1 and changing R2 to 50Ω . The values of the resistors can be increased to reduce the loading for a slower and weaker LVCMOS driver. Figure 3B shows an example of the interface diagram for an LVPECL driver. This is a standard LVPECL termination with one side of the driver feeding the XTAL_IN input. It is recommended that all components in the schematics be placed in the layout. Though some components might not be used, they can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a quartz crystal as the input.




Figure 3A. General Diagram for LVCMOS Driver to XTAL Input Interface




Figure 3B. General Diagram for LVPECL Driver to XTAL Input Interface



Termination for 3.3V LVPECL Outputs

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential outputs are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50Ω

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 4A and 4B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




Figure 4A. 3.3V LVPECL Output Termination




Figure 4B. 3.3V LVPECL Output Termination



Schematic Example

Figure 5 shows an example of 843251-04 application schematic. In this example, the device is operated at $V_{CC}=3.3V$. The 18pF parallel resonant 25MHz crystal is used. The C1 = 33pF and C2 = 27pF are recommended for frequency accuracy. For different

board layout, the C1 and C2 may be slightly adjusted for optimizing frequency accuracy. Two examples of LVPECL termination are shown in this schematic. Additional termination approaches are shown in the *LVPECL Termination Application Note.*




Figure 5. 843251-04 Schematic Example



Power Considerations

This section provides information on power dissipation and junction temperature for the 843251-04. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the 843251-04 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{CC} = 3.3V + 5\% = 3.465V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = V_{CC MAX} * I_{EE MAX} = 3.465V * 70mA = 242.55mW
- Power (outputs)_{MAX} = 30mW/Loaded Output pair

Total Power_MAX (3.3V, with all outputs switching) = 242.55mW + 30mW = 272.55mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

 T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 129.5°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:

 $70^{\circ}\text{C} + 0.273\text{W} * 129.5^{\circ}\text{C/W} = 105.4^{\circ}\text{C}$. This is well below the limit of 125°C .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 6. Thermal Resistance θ_{JA} for 8 Lead TSSOP, Forced Convection

θ_{JA} vs. Air Flow					
Meters per Second	0	1	2.5		
Multi-Layer PCB, JEDEC Standard Test Boards	129.5°C/W	125.5°C/W	123.5°C/W		



3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 6.




Figure 6. LVPECL Driver Circuit and Termination

To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of $V_{CC} = 2V$.

- For logic high, $V_{OUT} = V_{OH_MAX} = V_{CC_MAX} 0.9V$ $(V_{CC_MAX} - V_{OH_MAX}) = 0.9V$
- For logic low, $V_{OUT} = V_{OL_MAX} = V_{CC_MAX} 1.7V$ $(V_{CC_MAX} - V_{OL_MAX}) = 1.7V$

Pd_H is power dissipation when the output drives high.

Pd_L is the power dissipation when the output drives low.

$$Pd_H = [(V_{OH_MAX} - (V_{CC_MAX} - 2V))/R_L] * (V_{CC_MAX} - V_{OH_MAX}) = [(2V - (V_{CC_MAX} - V_{OH_MAX}))/R_L] * (V_{CC_MAX} - V_{OH_MAX}) = [(2V - 0.9V)/50\Omega] * 0.9V = \textbf{19.8mW}$$

$$Pd_L = [(V_{OL_MAX} - (V_{CC_MAX} - 2V))/R_L] * (V_{CC_MAX} - V_{OL_MAX}) = [(2V - (V_{CC_MAX} - V_{OL_MAX}))/R_L] * (V_{CC_MAX} - V_{OL_MAX}) = [(2V - 1.7V)/50\Omega] * 1.7V = \textbf{10.2mW}$$

Total Power Dissipation per output pair = Pd_H + Pd_L = 30mW



Reliability Information

Table 7. $\theta_{\mbox{\scriptsize JA}}$ vs. Air Flow Table for a 8 Lead TSSOP

θ_{JA} vs. Air Flow					
Meters per Second	0	1	2.5		
Multi-Layer PCB, JEDEC Standard Test Boards	129.5°C/W	125.5°C/W	123.5°C/W		

Transistor Count

The transistor count for 843251-04 is: 1891

Package Outline and Package Dimensions

Package Outline - G Suffix for 8 Lead TSSOP




Table 8. Package Dimensions

All Dimensions in Millimeters						
Symbol	Minimum	Maximum				
N	8					
Α		1.20				
A 1	0.05	0.15				
A2	0.80	1.05				
b	0.19	0.30				
С	0.09	0.20				
D	2.90	3.10				
E	6.40 Basic					
E1	4.30	4.50				
е	0.65 Basic					
L	0.45	0.75				
α	0°	8°				
aaa		0.10				

Reference Document: JEDEC Publication 95, MO-153



Ordering Information

Table 9. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
843251AG-04LF	1A04L	8 Lead TSSOP, Lead-Free	Tube	0°C to 70°C
843251AG-04LFT	1A04L	8 Lead TSSOP, Lead-Free	Tape & Reel	0°C to 70°C



Revision History Sheet

Rev	Table	Page	Description of Change	Date
			Updated header/footer throughout the datasheet.	
			Deleted <i>IDT</i> prefix from part number.	
		11	Deleted HiperClocks reference throughout the datasheet.	
Б	B 7 8	7	Application Information, updated:	10/00/15
В		8	Overdriving the XTAL Interface,	10/26/15
		9	Termination for 3.3V LVPECL Outputs	
		10	Figure 5, Schematic Example	
	T10	14	Ordering Information Table - deleted: leaded part rows, Tape & Reel Count, and table note.	



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.