84330C

## General Description

The 84330 C is a general purpose, single output high frequency synthesizer. The VCO operates at a frequency range of 250 MHz to 700 MHz . The VCO and output frequency can be programmed using the serial or parallel interfaces to the configuration logic. The output can be configured to divide the VCO frequency by $1,2,4$, and 8. Output frequency steps as small as 250 kHz to 2 MHz can be achieved using a 16 MHz crystal depending on the output divider settings.

## Features

- Fully integrated PLL, no external loop filter requirements
- One differential 3.3V LVPECL output
- Crystal oscillator interface: 10 MHz to 25 MHz
- Output frequency range: 31.25 MHz to 700 MHz
- VCO range: 250 MHz to 700 MHz
- Parallel or serial interface for programming M and N dividers during power-up
- RMS period jitter: 5ps (maximum)
- Cycle-to-cycle jitter: 40ps (maximum)
- 3.3V supply voltage
- $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ ambient operating temperature
- Available in lead-free (RoHS 6) package


## Pin Assignments

## Block Diagram




## Functional Description

NOTE: The functional description that follows describes operation using a 16 MHz crystal. Valid PLL loop divider values for different crystal or input frequencies are defined in the Input Frequency Characteristics, Table 6, NOTE 1.
The 84330 C features a fully integrated PLL and therefore requires no external components for setting the loop bandwidth. A quartz crystal is used as the input to the on-chip oscillator. The output of the oscillator is divided by 16 prior to the phase detector. With a 16 MHz crystal, this provides a 1 MHz reference frequency. The VCO of the PLL operates over a range of 250 MHz to 700 MHz . The output of the M divider is also applied to the phase detector.
The phase detector and the M divider force the VCO output frequency to be 2 M times the reference frequency by adjusting the VCO control voltage. Note that for some values of M (either too high or too low), the PLL will not achieve lock. The output of the VCO is scaled by a divider prior to being sent to each of the LVPECL output buffers. The divider provides a $50 \%$ output duty cycle.
The programmable features of the 84330C support two input modes to program the M divider and N output divider. The two input operational modes are parallel and serial. Figure 1 shows the timing diagram for each mode. In parallel mode the nP_LOAD input is LOW. The data on inputs M0 through M8 and N0 through N1 is passed directly to the M divider and N output divider. On the LOW-to-HIGH
transition of the nP _LOAD input, the data is latched and the M divider remains loaded until the next LOW transition on nP_LOAD or until a serial event occurs. The TEST output is Mode 000 (shift register out) when operating in the parallel input mode. The relationship between the VCO frequency, the crystal frequency and the $M$ divider is defined as follows:
$\mathrm{fVCO}=\underline{\mathrm{fXTAL}} \times 2 \mathrm{M}$
16
The M value and the required values of M 0 through M 8 are shown in Table 3B, Programmable VCO Frequency Function Table. Valid M values for which the PLL will achieve lock are defined as $125 \leq \mathrm{M} \leq$ 350. The frequency out is defined as follows:
fout $=\frac{\mathrm{fVCO}}{\mathrm{N}}=\frac{\mathrm{fXTAL}}{16} \times \frac{2 \mathrm{M}}{\mathrm{N}}$
Serial operation occurs when nP_LOAD is HIGH and S_LOAD is LOW. The shift register is loaded by sampling the S_DATA bits with the rising edge of S_CLOCK. The contents of the shift register are loaded into the M divider when S_LOAD transitions from LOW-to-HIGH. The M divide and N output divide values are latched on the HIGH-to-LOW transition of S_LOAD. If S_LOAD is held HIGH, data at the S_DATA input is passed directly to the $M$ divider on each rising edge of S_CLOCK. The serial mode can be used to program the M and N bits and test bits T2:T0. The internal registers T2:T0 determine the state of the TEST output as follows in the table below:

| T2 | T1 | T0 | TEST Output | $\mathrm{f}_{\text {OUT }}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | Shift Register Out | fout |
| 0 | 0 | 1 | HIGH | fout |
| 0 | 1 | 0 | PLL Reference XTAL $\div 16$ | fout |
| 0 | 1 | 1 | (VCO $\div$ M)/2 (non 50\% Duty Cycle M Divider) | fout |
| 1 | 0 | 0 | $\mathrm{f}_{\text {Out }}$, LVCMOS Output Frequency < 200MHz | fout |
| 1 | 0 | 1 | LOW | ${ }_{\text {fout }}$ |
| 1 | 1 | 0 | (S_CLOCK $\div$ M)/2 (non 50\% Duty Cycle M Divider) | S_CLOCK $\div$ N Divider |
| 1 | 1 | 1 | $\mathrm{f}_{\text {OUT }} \div 4$ | $\mathrm{f}_{\text {OUT }}$ |



Figure 1. Parallel \& Serial Load Operations

## Table 1. Pin Descriptions

| Name | Type |  | Description |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CCA }}$ | Power |  | Analog supply pin. |
| XTAL1, XTAL2 |  |  | Crystal oscillator interface. XTAL1 is an oscillator input, XTAL2 is an oscillator output. |
| XTAL_SEL | Input | Pullup | Selects between the crystal oscillator or FREF_EXT inputs as the PLL reference source. Selects XTAL inputs when HIGH. Selects FREF_EXT when LOW. <br> LVCMOS / LVTTL interface levels. |
| OE | Input | Pullup | Output enable. LVCMOS / LVTTL interface levels. |
| $n P$ _LOAD | Input | Pullup | Parallel load input. Determines when data present at M8:M0 is loaded into M divider, and when data present at N1:NO sets the N output divide value. <br> LVCMOS / LVTTL interface levels. |
| $\begin{aligned} & \text { M0, M1, M2 } \\ & \text { M3, M4, M5 } \\ & \text { M6, M7, M8 } \end{aligned}$ | Input | Pullup | M divider inputs. Data latched on LOW-to-HIGH transition of nP_LOAD input. LVCMOS / LVTTL interface levels. |
| N0, N1 | Input | Pullup | Determines N output divider value as defined in Table 3C Function Table. LVCMOS / LVTTL interface levels. |
| $\mathrm{V}_{\mathrm{EE}}$ | Power |  | Negative supply pins. |
| TEST | Output |  | Test output which is used in the serial mode of operation. Single-ended LVPECL interface levels. |
| $\mathrm{V}_{\mathrm{CC}}$ | Power |  | Core supply pins. |
| nFOUT, FOUT | Output |  | Differential output for the synthesizer. 3.3V LVPECL interface levels. |
| nc | Unused |  | No connect. |
| FREF_EXT | Input | Pulldown | PLL reference input. LVCMOS / LVTTL interface levels. |
| S_CLOCK | Input | Pulldown | Clocks the serial data present at S_DATA input into the shift register on the rising edge of S_CLOCK. LVCMOS / LVTTL interface levels. |
| S_DATA | Input | Pulldown | Shift register serial input. Data sampled on the rising edge of S_CLOCK. LVCMOS / LVTTL interface levels. |
| S_LOAD | Input | Pulldown | Controls transition of data from shift register into the M divider. LVCMOS / LVTTL interface levels. |

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

## Table 2. Pin Characteristics

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance |  |  | 4 |  | pF |
| $\mathrm{R}_{\text {PULLUP }}$ | Input Pullup Resistor |  |  | 51 |  | $\mathrm{k} \Omega$ |
| $\mathrm{R}_{\text {PULLDOWN }}$ | Input Pulldown Resistor |  |  | 51 |  | $\mathrm{k} \Omega$ |

## Function Tables

## Table 3A. Parallel and Serial Mode Function Table

| Inputs |  |  |  |  |  | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| nP_LOAD | M | N | S_LOAD | S_CLOCK | S_DATA |  |
| X | X | X | X | X | X | Reset. M and N bits are all set HIGH. |
| L | Data | Data | X | X | X | Data on $M$ and $N$ inputs passed directly to the $M$ divider and N output divider. TEST mode 000. |
| $\uparrow$ | Data | Data | L | X | X | Data is latched into input registers and remains loaded until next LOW transition or until a serial event occurs. |
| H | X | X | L | $\uparrow$ | Data | Serial input mode. Shift register is loaded with data on S_DATA on each rising edge of S_CLOCK. |
| H | X | X | $\uparrow$ | L | Data | Contents of the shift register are passed to the M divider and N output divider. |
| H | X | X | $\downarrow$ | L | Data | M divider and N output divider values are latched. |
| H | X | X | L | X | X | Parallel or serial input do not affect shift registers. |
| H | X | X | H | $\uparrow$ | Data | S_DATA passed directly to M divider as it is clocked. |

NOTE: L=LOW
$\mathrm{H}=\mathrm{HIGH}$
X = Don't care
$\uparrow=$ Rising edge transition
$\downarrow=$ Falling edge transition
Table 3B. Programmable VCO Frequency Function Table

| VCO Frequency (MHz) | M Divide | 256 | 128 | 64 | 32 | 16 | 8 | 4 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | M8 | M7 | M6 | M5 | M4 | M3 | M2 | M1 | M0 |
| 250 | 125 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| 252 | 126 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| 254 | 127 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| 256 | 128 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| - | - | - | - | - | - | - | - | - | - | - |
| - | - | - | - | - | - | - | - | - | - | - |
| 696 | 348 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 |
| 698 | 349 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 |
| 700 | 350 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 |

NOTE 1: These M divide values and the resulting frequencies correspond to a crystal frequency of 16 MHz .
Table 3C. Programmable Output DividerFunction Table

| Inputs |  |  | Output Frequency (MHz) |  |
| :---: | :---: | :---: | :---: | :---: |
|  | N1 |  | Mivider Value |  |
| 0 | 0 | 2 | 125 | Maximum |
| 0 | 1 | 4 | 62.5 | 350 |
| 1 | 0 | 8 | 31.25 | 875 |
| 1 | 1 | 1 | 250 | 700 |

## Absolute Maximum Ratings

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device.
These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

| Item | Rating |
| :--- | :--- |
| Supply Voltage, $\mathrm{V}_{\mathrm{CC}}$ | 4.6 V |
| Inputs, $\mathrm{V}_{\mathrm{I}}$ | -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| Outputs, $\mathrm{I}_{\mathrm{O}}$ |  |
| Continuous Current | 50 mA |
| Surge Current | 100 mA |
| Package Thermal Impedance, $\theta_{\mathrm{JA}}$ |  |
| 28 Lead PLCC | $37.8^{\circ} \mathrm{C} / \mathrm{W}(0$ Ifpm $)$ |
| 32 Lead LQFP | $47.9^{\circ} \mathrm{C} / \mathrm{W}(0 \mathrm{lfpm})$ |
| 32 Lead VFQFN | $37.0^{\circ} \mathrm{C} / \mathrm{W}(0 \mathrm{mps})$ |
| Storage Temperature, $\mathrm{T}_{\text {STG }}$ | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

## DC Electrical Characteristics

Table 4A. Power Supply DC Characteristics, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{EE}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $V_{\text {CC }}$ | Core Supply Voltage |  | 3.135 | 3.3 | 3.465 | V |
| $\mathrm{~V}_{\text {CCA }}$ | Analog Supply Voltage |  | 3.135 | 3.3 | 3.465 | V |
| $I_{\text {CC }}$ | Power Supply Current |  |  |  | 160 | mA |
| $I_{\text {CCA }}$ | Analog Supply Current |  |  |  | 16 | mA |

Table 4B. LVCMOS/LVTTL DC Characteristics, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{EE}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

| Symbol | Parameter |  | Test Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  |  | 2 |  | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  |  | -0.3 |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Input <br> High Current | M0-M8, N0, N1, OE, nP_LOAD, XTAL_SEL | $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{IN}}=3.465 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
|  |  | S_LOAD, S_CLOCK FREF_EXT, S_DATA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{IN}}=3.465 \mathrm{~V}$ |  |  | 150 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | Input <br> Low Current | M0-M8, N0, n1, OE, nP_LOAD, XTAL_SEL | $\mathrm{V}_{\mathrm{CC}}=3.465 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ | -150 |  |  | $\mu \mathrm{A}$ |
|  |  | S_LOAD, S_CLOCK FREF_EXT, S_DATA | $\mathrm{V}_{\mathrm{CC}}=3.465 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ | -5 |  |  | $\mu \mathrm{A}$ |

Table 4C. LVPECL DC Characteristics, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{EE}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage; NOTE 1 |  | $\mathrm{V}_{\mathrm{CC}}-1.4$ |  | $\mathrm{~V}_{\mathrm{CC}}-0.9$ | V |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Low Voltage; NOTE 1 |  | $\mathrm{V}_{\mathrm{CC}}-2.0$ |  | $\mathrm{~V}_{\mathrm{CC}}-1.7$ | V |
| $\mathrm{~V}_{\text {SWING }}$ | Peak-to-Peak Output Voltage Swing |  | 0.6 |  | 1.0 | V |

NOTE 1: Outputs terminated with $50 \Omega$ to $\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V}$.

Table 5. Crystal Characteristics

| Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Mode of Oscillation |  | Fundamental |  |  |  |
| Frequency |  | 10 |  | 25 | MHz |
| Equivalent Series Resistance (ESR) |  |  |  | 50 | $\Omega$ |
| Shunt Capacitance |  |  |  | 7 | pF |

Table 6. Input Frequency Characteristics, $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{EE}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

| Symbol | Parameter |  | Test Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{IN}}$ | Input Frequency | XTAL; NOTE 1 |  | 10 |  | 25 | MHz |
|  |  | S_CLOCK |  |  |  | 50 | MHz |
|  |  | FREF_EXT; NOTE 2 |  | 10 |  |  | MHz |

NOTE 1: For the crystal frequency range, the M value must be set to achieve the minimum or maximum VCO frequency range of 250 MHz to 700 MHz . Using the minimum input frequency of 10 MHz , valid values of M are $200 \leq \mathrm{M} \leq 511$. Using the maximum input frequency of 25 MHz , valid values of $M$ are $80 \leq M \leq 224$.
NOTE 2: Maximum frequency on FREF_EXT is dependent on the internal M counter limitations. See Application Information Section for recommendations on optimizing the performance using the FREF_EXT input.

## AC Electrical Characteristics

Table 7. AC Characteristics, $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{EE}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

| Symbol | Parameter |  | Test Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {OUT }}$ | Output Frequency |  |  |  |  | 700 | MHz |
| tij(per) | Period Jitter, RMS; NOTE 1.2 |  |  |  |  | 5 | ps |
| tit(cc) | Cycle-to-Cycle Jitter; NOTE 1, 2 |  |  |  |  | 40 | ps |
| $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ | Output Rise/Fall Time |  | 20\% to 80\% | 200 |  | 600 | ns |
| $\mathrm{t}_{s}$ | Setup Time | S_DATA to S_CLOCK |  | 20 |  |  | ns |
|  |  | S_CLOCK to S_LOAD |  | 20 |  |  | ns |
|  |  | M, N to nP_LOAD |  | 20 |  |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Hold Time | S_DATA to S_CLOCK |  | 20 |  |  | ns |
|  |  | $\mathrm{M}, \mathrm{N}$ to nP _LOAD |  | 20 |  |  | ns |
| $t_{L}$ | PLL Lock Time |  |  |  |  | 10 | ms |
| odc | Output Duty Cycle |  |  | 45 |  | 55 | \% |

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm . The device will meet specifications after thermal equilibrium has been reached under these conditions.
See Parameter Measurement Information section.
NOTE: Characterized using 16 MHz XTAL.
NOTE 1: This parameter is defined in accordance with JEDEC Standard 65.
NOTE 2: See Applications section.

## Parameter Measurement Information


3.3/3.3V LVPECL Output Load AC Test Circuit


## Cycle-to-Cycle Jitter



## Output Rise/Fall Time



Period Jitter


Output Duty Cycle/Pulse Width/Period

## Renesns

## Application Information

## Power Supply Filtering Technique

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter perform- ance, power supply isolation is required. The 84330C provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{CCA}}$ should be individually connected to the power supply plane through vias, and $0.01 \mu \mathrm{~F}$ bypass capacitors should be used for each pin. Figure 2 illustrates this for a generic $\mathrm{V}_{\mathrm{CC}}$ pin and also shows that $\mathrm{V}_{\mathrm{CCA}}$ requires that an additional $10 \Omega$ resistor along with a $10 \mu \mathrm{~F}$ bypass capacitor be connected to the $V_{\text {CCA }}$ pin.


Figure 2. Power Supply Filtering

## Recommendations for Unused Input and Output Pins

## Inputs:

## LVCMOS Control Pins

All control pins have internal pullups or pulldowns; additional resistance is not required but can be added for additional protection. A $1 \mathrm{k} \Omega$ resistor can be used.

## Outputs:

## TEST Output

The unused TEST output can be left floating. There should be no trace attached.

## LVPECL Outputs

The unused LVPECL output pair can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

## LVCMOS to XTAL Interface

The XTAL_IN input can accept a single-ended LVCMOS signal through an AC coupling capacitor. A general interface diagram is shown in Figure 3. The XTAL_OUT pin can be left floating. The input edge rate can be as slow as 10 ns . For LVCMOS signals, it is recommended that the amplitude be reduced from full swing to half swing in order to prevent signal interference with the power rail and to reduce noise. This configuration requires that the output impedance of the driver (Ro) plus the series resistance (Rs) equals
the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most $50 \Omega$ applications, R1 and R2 can be $100 \Omega$. This can also be accomplished by removing R1 and making R2 $50 \Omega$. By overdriving the crystal oscillator, the device will be functional, but note, the device performance is guaranteed by using a quartz crystal.


Figure 3. General Diagram for LVCMOS Driver to XTAL Input Interface


Figure 4. Cycle-to-Cycle Jitter vs. fOUT (using a 16MHz crystal)

## Renesns

## Termination for 3.3V LVPECL Outputs

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive $50 \Omega$ transmission


Figure 5A. 3.3V LVPECL Output Termination
lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. Figures 5A and $5 B$ show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.


Figure 5B. 3.3V LVPECL Output Termination

## Renesns

## Layout Guideline

The schematic of the 84330 C layout example used in this layout guideline is shown in Figure 6A. The 84330C recommended PCB board layout for this example is shown in Figure 6B. This layout example is used as a general guideline. The layout in the actual
system will depend on the selected component types, the density of the components, the density of the traces, and the stack up of the P.C. board.


Figure 6A. 84330C Schematic of Recommended Layout

The following component footprints are used in this layout example:
All the resistors and capacitors are size 0603.

## Power and Grounding

Place the decoupling capacitors C3 and C4, as close as possible to the power pins. If space allows, placement of the decoupling capacitor on the component side is preferred. This can reduce unwanted inductance between the decoupling capacitor and the power pin caused by the via.

Maximize the power and ground pad sizes and number of vias capacitors. This can reduce the inductance between the power and ground planes and the component power and ground pins.

The RC filter consisting of R7, C11, and C16 should be placed as close to the $\mathrm{V}_{\mathrm{CCA}}$ pin as possible.

## Clock Traces and Termination

Poor signal integrity can degrade the system performance or cause system failure. In synchronous high-speed digital systems, the clock signal is less tolerant to poor signal integrity than other signals. Any ringing on the rising or falling edge or excessive ring back can cause system failure. The shape of the trace and the trace delay might be restricted by the available space on the board and the component location. While routing the traces, the clock signal traces should be routed first and should be locked prior to routing other signal traces.

- The differential $50 \Omega$ output traces should have the same


Figure 6B. 84330C PCB Board Layout for 84330C
length.

- Avoid sharp angles on the clock trace. Sharp angle turns cause the characteristic impedance to change on the transmission lines.
- Keep the clock traces on the same layer. Whenever possible, avoid placing vias on the clock traces. Placement of vias on the traces can affect the trace characteristic impedance and hence degrade signal integrity.
- To prevent cross talk, avoid routing other signal traces in parallel with the clock traces. If running parallel traces is unavoidable, allow a separation of at least three trace widths between the differential clock trace and the other signal trace.
- Make sure no other signal traces are routed between the clock trace pair.
- The matching termination resistors should be located as close to the receiver input pins as possible.


## Crystal

The crystal X 1 should be located as close as possible to the pins 4 (XTAL1) and 5 (XTAL2). The trace length between the X1 and U1 should be kept to a minimum to avoid unwanted parasitic inductance and capacitance. Other signal traces should not be routed near the crystal traces.

## Power Considerations

This section provides information on power dissipation and junction temperature for the 84330C.
Equations and example calculations are also provided.

## 1. Power Dissipation.

The total power dissipation for the 84330C is the sum of the core power plus the power dissipated in the load(s).
The following is the power dissipation for $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}+5 \%=3.465 \mathrm{~V}$, which gives worst case results.
NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core) $)_{\text {MAX }}=\mathrm{V}_{\text {CC_MAX }}{ }^{*} \mathrm{I}_{\text {EE_MAX }}=3.465 \mathrm{~V} * 176 \mathrm{~mA}=609.8 \mathrm{~mW}$
- Power (outputs) MAX $^{\text {- }} \mathbf{3 0 m W}$ /Loaded Output Pair

Total Power_MAX (3.465V, with all outputs switching $)=609.8 \mathrm{~mW}+30 \mathrm{~mW}=639.8 \mathrm{~mW}$

## 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS devices is $125^{\circ} \mathrm{C}$.

The equation for Tj is as follows: $\mathrm{Tj}=\theta_{\mathrm{JA}}$ * Pd_total $+\mathrm{T}_{\mathrm{A}}$
$\mathrm{Tj}=$ Junction Temperature
$\theta_{\mathrm{JA}}=$ Junction-to-Ambient Thermal Resistance
Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)
$\mathrm{T}_{\mathrm{A}}=$ Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance $\theta_{\text {JA }}$ must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is $31.1^{\circ} \mathrm{C} / \mathrm{W}$ per Table 8 A below.

Therefore, Tj for an ambient temperature of $70^{\circ} \mathrm{C}$ with all outputs switching is:
$70^{\circ} \mathrm{C}+0.640 \mathrm{~W} * 31.1^{\circ} \mathrm{C} / \mathrm{W}=89.9^{\circ} \mathrm{C}$. This is well below the limit of $125^{\circ} \mathrm{C}$.
This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (single layer or multi-layer).

## Table 8A. Thermal Resistance $\theta_{\mathrm{JA}}$ for $\mathbf{2 8}$ Lead PLCC, Forced Convection

| $\theta_{\mathrm{JA}}$ by Velocity |  |  |  |
| :--- | :---: | :---: | :---: |
| Linear Feet per Minute | $\mathbf{0}$ | $\mathbf{2 0 0}$ | $\mathbf{5 0 0}$ |
| Multi-Layer PCB, JEDEC Standard Test Boards | $37.8^{\circ} \mathrm{C} / \mathrm{W}$ | $31.1^{\circ} \mathrm{C} / \mathrm{W}$ | $28.3^{\circ} \mathrm{C} / \mathrm{W}$ |

Table 8B. Thermal Resistance $\theta_{\mathrm{JA}}$ for 32 Lead LQFP, Forced Convection

| $\theta_{\mathrm{JA}}$ by Velocity |  |  |  |
| :--- | :---: | :---: | :---: |
| Linear Feet per Minute | $\mathbf{0}$ | $\mathbf{2 0 0}$ | $\mathbf{5 0 0}$ |
| Single-Layer PCB, JEDEC Standard Test Boards | $67.8^{\circ} \mathrm{C} / \mathrm{W}$ | $55.9^{\circ} \mathrm{C} / \mathrm{W}$ | $50.1^{\circ} \mathrm{C} / \mathrm{W}$ |
| Multi-Layer PCB, JEDEC Standard Test Boards | $47.9^{\circ} \mathrm{C} / \mathrm{W}$ | $42.1^{\circ} \mathrm{C} / \mathrm{W}$ | $39.4^{\circ} \mathrm{C} / \mathrm{W}$ |
| NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs. |  |  |  |

Table 8C. Thermal Resistance $\theta_{\mathrm{JA}}$ for 32 Lead VFQFN

| $\theta_{\mathrm{JA}}$ vs. Air Flow |  |  |  |
| :--- | :---: | :---: | :---: |
| Meters per Second | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2 . 5}$ |
| Multi-Layer PCB, JEDEC Standard Test Boards | $37.0^{\circ} \mathrm{C} / \mathrm{W}$ | $32.4^{\circ} \mathrm{C} / \mathrm{W}$ | $29.0^{\circ} \mathrm{C} / \mathrm{W}$ |

## 3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.
LVPECL output driver circuit and termination are shown in Figure 7.


Figure 7. LVPECL Driver Circuit and Termination

To calculate worst case power dissipation into the load, use the following equations which assume a $50 \Omega$ load, and a termination voltage of $\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V}$.

- For logic high, $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {OH_MAX }}=\mathrm{V}_{\text {CC_MAX }}-\mathbf{0 . 9 V}$ $\left(V_{\text {CC_MAX }}-V_{\text {OH_MAX }}\right)=0.9 \mathrm{~V}$
- For logic low, $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {OL_MAX }}=\mathrm{V}_{\text {CC_MAX }} \mathbf{- 1 . 7} \mathbf{V}$

$$
\left(V_{\text {CC_MAX }}-V_{\text {OL_MAX }}\right)=1.7 \mathrm{~V}
$$

Pd_H is power dissipation when the output drives high.
Pd_L is the power dissipation when the output drives low.

Pd_H $=\left[\left(V_{\text {OH_MAX }}-\left(\mathrm{V}_{\text {CC_MAX }}-2 \mathrm{~V}\right)\right) / \mathrm{R}_{\mathrm{L}}\right]^{*}\left(\mathrm{~V}_{\text {CC_MAX }}-\mathrm{V}_{\text {OH_MAX }}\right)=\left[\left(2 \mathrm{~V}-\left(\mathrm{V}_{\text {CC_MAX }}-\mathrm{V}_{\text {OH_MAX }}\right) / \mathrm{R}_{\mathrm{L}}\right]^{*}\left(\mathrm{~V}_{\text {CC_MAX }}-\mathrm{V}_{\text {OH_MAX }}\right)=\right.$ [(2V -0.9V)/50 2 ] * $0.9 \mathrm{~V}=19.8 \mathrm{~mW}$
 $[(2 \mathrm{~V}-1.7 \mathrm{~V}) / 50 \Omega]$ * $1.7 \mathrm{~V}=10.2 \mathrm{~mW}$

Total Power Dissipation per output pair = Pd_H + Pd_L = 30mW

## Reliability Information

Table 9A. $\theta_{\mathrm{JA}}$ vs. Air Flow Table for a 28 Lead PLCC

| $\theta_{\text {JA }}$ vs. Air Flow |  |  |  |
| :--- | :---: | :---: | :---: |
| Linear Feet per Minute | $\mathbf{0}$ | $\mathbf{2 0 0}$ | $\mathbf{5 0 0}$ |
| Multi-Layer PCB, JEDEC Standard Test Boards | $37.8^{\circ} \mathrm{C} / \mathrm{W}$ | $31.1^{\circ} \mathrm{C} / \mathrm{W}$ | $28.3^{\circ} \mathrm{C} / \mathrm{W}$ |

Table 9B. $\theta_{\mathrm{JA}}$ vs. Air Flow Table for a 32 Lead LQFP

| $\theta_{\mathrm{JA}}$ vs. Air Flow |  |  |  |
| :--- | :---: | :---: | :---: |
| Linear Feet per Minute | $\mathbf{0}$ | $\mathbf{2 0 0}$ | $\mathbf{5 0 0}$ |
| Single-Layer PCB, JEDEC Standard Test Boards | $67.8^{\circ} \mathrm{C} / \mathrm{W}$ | $55.9^{\circ} \mathrm{C} / \mathrm{W}$ | $50.1^{\circ} \mathrm{C} / \mathrm{W}$ |
| Multi-Layer PCB, JEDEC Standard Test Boards | $47.9^{\circ} \mathrm{C} / \mathrm{W}$ | $42.1^{\circ} \mathrm{C} / \mathrm{W}$ | $39.4^{\circ} \mathrm{C} / \mathrm{W}$ |
| NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs. |  |  |  |

Table 9C. $\theta_{\mathrm{JA}}$ vs. Air Flow Table for a 32 Lead VFQFN

| $\theta_{\mathrm{JA}}$ vs. Air Flow |  |  |  |
| :--- | :---: | :---: | :---: |
| Meters per Second | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2 . 5}$ |
| Multi-Layer PCB, JEDEC Standard Test Boards | $37.0^{\circ} \mathrm{C} / \mathrm{W}$ | $32.4^{\circ} \mathrm{C} / \mathrm{W}$ | $29.0^{\circ} \mathrm{C} / \mathrm{W}$ |

## Transistor Count

The transistor count for 84330 C is: 4498
Pin compatible with the MC12430

## Package Outline and Package Dimensions

## Package Outline - V Suffix for 28 Lead PLCC



Table 10A. Package Dimensions for 28 Lead PLCC

| JEDEC Variation |  |  |
| :---: | :---: | :---: |
| All Dimensions in Millimeters |  |  |
| Symbol | Minimum | Maximum |
| N | 28 |  |
| A | 4.19 | 4.57 |
| A1 | 2.29 | 3.05 |
| A2 | 1.57 | 2.11 |
| b | 0.33 | 0.53 |
| c | 0.19 | 0.32 |
| D/E | 12.32 | 12.57 |
| D1/E1 | 11.43 | 11.58 |
| D2/E2 | 5.21 | 5.46 |

Reference Document: JEDEC Publication 95, MS-018

## Renesns

## Package Outline - Y Suffix for 32 Lead LQFP



Table 10B. Package Dimensions for 32 Lead LQFP

| JEDEC Variation: BBA All Dimensions in Millimeters |  |  |  |
| :---: | :---: | :---: | :---: |
| Symbol | Minimum | Nominal | Maximum |
| N | 32 |  |  |
| A |  |  | 1.60 |
| A1 | 0.05 |  | 0.15 |
| A2 | 1.35 | 1.40 | 1.45 |
| b | 0.30 | 0.37 | 0.45 |
| c | 0.09 |  | 0.20 |
| D \& E | 9.00 Basic |  |  |
| D1 \& E1 | 7.00 Basic |  |  |
| D2 \& E2 | 5.60 Ref. |  |  |
| e | 0.80 Basic |  |  |
| L | 0.45 | 0.60 | 0.75 |
| $\theta$ | $0^{\circ}$ |  | $7^{\circ}$ |
| ccc |  |  | 0.10 |

Reference Document: JEDEC Publication 95, MS-026

## Ordering Information

Table 11. Ordering Information

| Part/Order Number | Marking | Package | Shipping Packaging | Temperature |
| :--- | :---: | :---: | :---: | :---: |
| 84330 CVLN | ICS84330CVLN | "Lead-Free" 28 Lead PLCC | Tube | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| 84330 CVLNT | ICS84330CVLN | "Lead-Free" 28 Lead PLCC | 500 Tape \& Reel | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| 84330 CYLN | ICS84330CYLN | "Lead-Free/Annealed" 32 Lead LQFP | Tube | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| 84330 CYLNT | ICS84330CYLN | "Lead-Free/Annealed" 32 Lead LQFP | 1000 Tape \& Reel | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |

[^0]
## Revision History Sheet

| Rev | Table | Page | Description of Change | Date |
| :---: | :---: | :---: | :---: | :---: |
| B | T1 <br> T4B <br> T5 | $\begin{aligned} & 2 \\ & 3 \\ & 5 \\ & 6 \\ & 8 \end{aligned}$ | Updated Parallel \& Serial Load Operations Diagram. <br> Pin Description Table - description to TEST output should read Single-ended LVPECL interface levels instead of LVCMOS/LVTTL interface levels. <br> LVCMOS Table $-\mathrm{V}_{\mathrm{OH}} / \mathrm{V}_{\mathrm{OL}}$ levels added TEST pin and changed $\mathrm{V}_{\mathrm{OH}}$ min. from 2.6 V to $\mathrm{V}_{\mathrm{CC}}$ -1.4 V ; changed $\mathrm{V}_{\mathrm{OL}}$ max. from 0.5 V to $\mathrm{V}_{\mathrm{CC}}-1.7 \mathrm{~V}$. <br> Crystal Characteristics Table - changed ESR from $70 \Omega$ max. to $50 \Omega$ max. <br> Updated LVPECL Output Termination diagrams. | 8/28/03 |
| B | T4B | 5 | Deleted $\mathrm{V}_{\mathrm{OH}}$ \& $\mathrm{V}_{\mathrm{OL}}$ row entries from LVCMOS Table. | 9/10/03 |
| B | T12 | 18 | Added Lead-Free/Annealed to the Part Ordering Information Table. | 6/1/04 |
| B | T12 | $\begin{gathered} 1 \\ 18 \end{gathered}$ | Features Section added Lead-Free bullet. Ordering Information Table - added PLCC Lead-Free part number. | 10/5/04 |
| B |  | 1 | Features Section - corrected Output Frequency Range from 25 MHz to 31.25 MHz | 12/7/04 |
| C | $\begin{aligned} & \text { T3A } \\ & \text { T4C } \end{aligned}$ | $\begin{gathered} 4 \\ 5 \\ 13-14 \end{gathered}$ | Parallel \& Serial Mode Function Table - corrected 3rd line in S_LOAD column from " X " to "L". <br> LVPECL DC Characteristics Table - corrected $\mathrm{V}_{\mathrm{OH}}$ max. from $\mathrm{V}_{\mathrm{CC}}-1.0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}-0.9 \mathrm{~V}$. <br> Power Considerations - corrected power dissipation to reflect $\mathrm{V}_{\mathrm{OH}}$ max. in Table 4C. | 4/10/07 |
| C | T10A | $\begin{gathered} 8 \\ 17 \end{gathered}$ | Added Recommendations for Unused Input and Output Pins. <br> Package Dimension Table - D2/E2 changed the min. from 4.85 to 5.21 and the max. from 5.56 to 5.46 . | 1/28/09 |
| D | $\begin{gathered} \text { T10C } \\ \text { T11 } \end{gathered}$ | $\begin{gathered} 1 \\ 5 \\ 18 \\ 19 \end{gathered}$ | Added 32 VFQFN Pin Assignment. <br> Absolute Maximum Ratings - add 32 VFQFN Package Thermal Impedance. <br> Added 32 VFQFN Package Dimensions and Diagram. <br> Ordering Information Table - added 32 VFQFN ordering information. | 7/17/09 |
| D | T11 | 19 | Ordering Information - removed leaded devices and the CKLF package. Updated data sheet format. | 4/22/15 |

## Renesas

# IMPORTANT NOTICE AND DISCLAIMER 

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

## Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.


[^0]:    NOTE: Parts that are ordered with an "LN" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

