RENESAS 2.5V Differential LVDS Clock Divider and **Fanout Buffer**

REFER TO PCN# N1608-01, Effective Date November 18, 2016

DATA SHEET

FOR NEW DESIGNS USE PART NUMBER 8T74S208C-01

General Description

The 8T74S208A-01 is a high-performance differential LVDS clock divider and fanout buffer. The device is designed for the frequency division and signal fanout of high-frequency, low phase-noise clocks. The 8T74S208A-01 is characterized to operate from a 2.5V power supply. Guaranteed output-to-output and part-to-part skew characteristics make the 8T74S208A-01 ideal for those clock distribution applications demanding well-defined performance and repeatability. The integrated input termination resistors make interfacing to the reference source easy and reduce passive component count. Each output can be individually enabled or disabled in the high-impedance state controlled by a I²C register. On power-up, all outputs are disabled.

Features

One differential input reference clock

Differential pair can accept the following differential input levels: LVDS, LVPECL, CML

Integrated input termination resistors

Eight LVDS outputs

Selectable clock frequency division of ÷1, ÷2, ÷4 and ÷8

Maximum input clock frequency: 1GHz

LVCMOS interface levels for the control inputs

Individual output enabled/ disabled by I²C interface

Output skew: 45ps (maximum)

Output rise/fall times: 370ps (maximum)

Low additive phase jitter, RMS: 96fs (typical)


Full 2.5V supply voltage

Outputs disable at power up


Lead-free (RoHS 6) 32-Lead VFQFN packaging

-40°C to 85°C ambient operating temperature

Block Diagram



Pin Assignment



32-Lead VFQFN, 5mm x 5mm x 0.925mm



Pin Descriptions and Pin Characteristics

Table 1. Pin Descriptions¹

Number	Name	Tyl	ре	Description
1	ADR1	Input	Pulldown	I ² C Address input. LVCMOS/LVTTL interface levels.
2	GND	Power		Ground pin.
3	Q0	Output		Differential autout main 0.11/D0 interferenteerle
4	nQ0	Output		Differential output pair 0. LVDS interface levels.
5	Q1	Output		Differential output pair 1. LVDC interface levels
6	nQ1	Output		Differential output pair 1. LVDS interface levels.
7	GND	Power		Ground pin.
8	V_{DDO}	Power		Output supply pin.
9	Q2	Output		Differential autout nair 2 LVDC interferentes levels
10	nQ2	Output		Differential output pair 2. LVDS interface levels.
11	Q3	Output		Differential entertaining LV/DO interferenteers
12	nQ3	Output		Differential output pair 3. LVDS interface levels.
13	Q4	Output		Differential autout nair 4 LVDC interferentese levels
14	nQ4	Output		Differential output pair 4. LVDS interface levels.
15	Q5	Output		Differential autout nair 5 LVDC interferenteer levels
16	nQ5	Output		Differential output pair 5. LVDS interface levels.
17	V_{DDO}	Power		Output supply pin.
18	GND	Power		Ground pin.
19	Q6	Output		Differential output pair 6. LVDC interface levels
20	nQ6	Output		Differential output pair 6. LVDS interface levels.
21	Q7	Output		Differential output pair 7 LVDS interface levels
22	nQ7	Output		Differential output pair 7. LVDS interface levels.
23	GND	Power		Ground pin.
24	FSEL0	Input	Pulldown	Frequency divider select control. See <i>Table 3A</i> for function. LVCMOS/LVTTL interface levels.
25	FSEL1	Input	Pulldown	Frequency divider select control. See <i>Table 3A</i> for function. LVCMOS/LVTTL interface levels.
26	IN	Input		Non-inverting differential clock input. $RT = 50\Omega$ termination to V_T .
27	V_{T}	Termination Input		Input for termination. Both IN and nIN inputs are internally terminated 50Ω to this pin. See input termination information in the applications section.
28	nIN	Input		Inverting differential clock input. RT = 50Ω termination to V _T .
29	V _{DD}	Power		Power supply pin.
30	SDA	I/O	Pullup	I ² C Data Input/Output. Input. LVCMOS/LVTTL interface levels. Output: open drain.
31	SCL	Input	Pullup	I ² C Clock Input. LVCMOS/LVTTL interface levels.
32	ADR0	Input	Pulldown	I ² C Address input. LVCMOS/LVTTL interface levels.
		-		

NOTE 1: Pulldown and Pullup refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.



Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			2		pF
R _{PULLDOWN}	Input Pulldown Resistor			51		kΩ
R _{PULLUP}	Input Pullup Resistor			51		kΩ

Function Tables

Input Frequency Divider Operation

The FSEL1 and FSEL0 control pins configure the input frequency divider. In the default state (FSEL[1:0] are set to logic 0:0 or left open) the output frequency is equal to the input frequency (divide-by-1). The other FSEL[1:0] settings configure the input divider to divide-by-2, 4 or 8, respectively.

Table 3A. FSEL[1:0] Input Selection Function Table¹

Input		
FSEL1	FSEL0	Operation
0 (default)	0 (default)	$f_{Q[7:0]} = f_{REF} \div 1$
0	1	$f_{Q[7:0]} = f_{REF} \div 2$
1	0	$f_{Q[7:0]} = f_{REF} \div 4$
1	1	$f_{Q[7:0]} = f_{REF} \div 8$

NOTE 1: FSEL1, FSEL0 are asynchronous controls

Output Enable Operation

The output enable/disable state of each individual differential output Qx, nQx can be set by the content of the I^2C register (see *Table 3C*). A logic zero to an I^2C bit in register 0 enables the corresponding differential output, while a logic one disables the differential output (see *Table 3B*). After each power cycle, the device resets all I^2C bits (Dn) to its default state (logic 1) and all Qx, nQx outputs are disabled. After the first valid I^2C write, the output enable state is controlled by the I^2C register. Setting and changing the output enable state through the I^2C interface is asynchronous to the input reference clock.

Table 3B. Individual Output Enable Control

Bit	
Dn	Operation
0	Output Qx, nQx is enabled.
1 (default)	Output Qx, nQx is disabled in high-impedance state.

Table 3C. Individual Output Enable Control

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Output	Q7	Q6	Q5	Q4	Q3	Q2	Q1	Q0
Default	1	1	1	1	1	1	1	1

1²C Interface Protocol

The 8T74S208A-01 uses an I^2C slave interface for writing and reading the device configuration to and from the on-chip configuration registers. This device uses the standard I^2C write format for a write transaction, and a standard I^2C read format for a read transaction. *Figure 1* defines the I^2C elements of the standard I^2C transaction. These elements consist of a start bit, data bytes, an acknowledge or Not-Acknowledge bit and the stop bit. These elements are arranged to make up the complete I^2C transactions as shown in *Figure 1* and *Figure 2*. *Figure 1* is a write transaction while *Figure 2* is read transaction. The 7-bit I^2C slave address of the

8T74S208A-01 is a combination of a 5-bit fixed addresses and two variable bits which are set by the hardware pins ADR[1:0] (binary 11010, ADR1, ADR0). Bit 0 of slave address is used by the bus controller to select either the read or write mode. The hardware pins ADR1 and ADR0 and should be individually set by the user to avoid address conflicts of multiple 8T74S208A-01 devices on the same bus.

Table 3D. I²C Slave Address

7	6	5	4	3	2	1	0
1	1	0	1	0	ADR1	ADR0	R/W




Figure 1. Standard I²C Transaction

START (S) – defined as high-to-low transition on SDA while holding SCL HIGH.

DATA – between START and STOP cycles, SDA is synchronous with SCL. Data may change only when SCL is LOW and must be stable when SCL is HIGH.

ACKNOWLEDGE (A) – SDA is driven LOW before the SCL rising edge and held LOW until the SCL falling edge.

 $\ensuremath{\mathsf{STOP}}$ (S) – defined as low-to-high transition on SDA while holding SCL HIGH




Figure 2. Read Transaction



Figure 3. Read Transaction

S - Start or Repeated Start

W - R/W is set for Write

R - R/W is set for Read

A - Ack

DevAdd -7 bit Device Address

P - Stop



Absolute Maximum Ratings

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Electrical Characteristics* or *AC Electrical Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V _{CC}	4.6V
Inputs, V _I	-0.5V to V _{DD} + 0.5V
Input Termination Current, I _{VT}	±35mA
Outputs, I _O Continuous Current Surge Current	10mA 15mA
Storage Temperature, T _{STG}	-65°C to 150°C
Maximum Junction Temperature, TJ _{MAX}	125°C
ESD - Human Body Model ¹	2000V
ESD - Charged Device Model ¹	500V

NOTE 1: According to JEDEC/JS-001-2012/JESD22-C101E.

DC Electrical Characteristics

Table 4A. Power Supply DC Characteristics, $V_{DD} = V_{DDO} = 2.5 V \pm 5\%$, $T_A = -40 ^{\circ} C$ to $85 ^{\circ} C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{DD}	Power Supply Voltage		2.375	2.5V	2.625	V
V_{DDO}	Output Supply Voltage		2.375	2.5V	2.625	V
I _{DD}	Power Supply Current			41	49	mA
I _{DDO}	Output Supply Current	All Outputs are Enabled and Terminated		153	176	mA

Table 4B. LVCMOS/LVTTL Input DC Characteristics, $V_{DD} = V_{DDO} = 2.5 V \pm 5\%$, $T_A = -40 ^{\circ} C$ to $85 ^{\circ} C$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input	FSEL[1:0], ADR[1:0]	V _{DD} = 2.5V ± 5%	1.7		V _{CC} + 0.3V	٧
	High Voltage ¹	SCL, SDA	$V_{DD} = 2.5V \pm 5\%$	1.9		V _{CC} + 0.3V	V
V _{IL}	Input	FSEL[1:0], ADR[1:0]	V _{DD} = 2.5V ± 5%	-0.3		0.7	V
	Low Voltage ¹	SCL, SDA	$V_{DD} = 2.5V \pm 5\%$	-0.3		0.5	V
I _{IH}	Input	FSEL[1:0], ADR[1:0]	$V_{DD} = V_{IN} = 2.625$			150	μA
	High Current	SCL, SDA	$V_{DD} = V_{IN} = 2.625$			5	μA
I _{IL}	Input	FSEL[1:0], ADR[1:0]	V _{DD} = 2.625, V _{IN} = 0V	-10			μA
	Low Current	SCL, SDA	V _{DD} = 2.625, V _{IN} = 0V	-150			μA

NOTE 1: V_{IL} should not be lower than -0.3V and V_{IH} should not be higher than V_{DD} + 0.3V.



Table 4C. Differential Input DC Characteristics, V_{DD} = V_{DDO} = 2.5V \pm 5%, T_A = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IN}	Input Voltage Swing ¹	IN, nIN		0.15		1.2	V
V _{CMR}	Common Mode In Voltage ^{1, 2}	put		1.2		V _{DD} – (V _{PP} /2)	V
V _{DIFF}	Differential Input Voltage Swing	IN, nIN		0.3		2.4	V
R _{IN}	Input Resistance	IN, nIN to V _T		40	50	60	Ω
R _{IN,} D _{IFF}	Differential Input Resistance	IN to nIN, V _T = open		80	100	120	Ω

NOTE 1: V_{IL} should not be less than -0.3V and V_{IH} should not be greater than V_{DD} .

NOTE 2: Common Mode Input Voltage is defined as the cross point.

Table 4D. LVDS DC Characteristics, $V_{DD} = V_{DDO} = 2.5 V$, $T_A = -40 ^{\circ} C$ to $85 ^{\circ} C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{OD}	Differential Output Voltage		247		454	mV
ΔV_{OD}	V _{OD} Magnitude Change				50	mV
V _{OS}	Offset Voltage		1.120		1.425	V
ΔV_{OS}	V _{OS} Magnitude Change				50	mV



AC Electrical Characteristics

Table 5. AC Electrical Characteristics, $V_{DD} = V_{DDO} = 2.5V \pm 5\%$, $T_A = -40$ °C to 85°C¹

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f _{REF}	Input Frequency	IN, nIN				1	GHz
f _{SCL}	I ² C Clock Free	quency				400	kHz
$t_{ m JIT}$	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section, measured with FSEL[1:0] = 00		f _{REF} =156.25, Integration Range: 12kHz – 20MHz		96	120	fs
			FSEL[1:0] = 00	420		400	ps
	Propagation		FSEL[1:0] = 01	580		800	ps
t _{PD}	Delay ²		FSEL[1:0] = 10	680		920	ps
			FSEL[1:0] = 11	780		1050	ps
tsk(o)	Output Skew ³	, 4				45	ps
tsk(p)	Pulse Skew		FSEL[1:0] = 00			55	ps
tsk(pp)	Part-to-Part S	kew ^{4, 5, 6}				200	ps
			FSEL[1:0] = 00		50		%
odc	Output Duty C	Syclo ⁷	FSEL[1:0] = 01	48	50	52	%
ouc	Output Duty C	ycie	FSEL[1:0] = 10	48	50	52	%
			FSEL[1:0] = 11	48	50	52	%
t _{PDZ}	Output Enable and Disable Time ⁸		Output Enable/ Disable State from/ to Active/ Inactive		1		μs
+ /+	Output Pice/ 5	Fall Time	20% to 80%		155	230	ps
t _R / t _F	Output Rise/ Fall Time		10% to 90%		245	350	ps

- NOTE 1: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.
- NOTE 2: Measured from the differential input crosspoint to the differential output crosspoint.
- NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential crosspoint.
- NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.
- NOTE 5: Defined as skew between outputs on different devices operating at the same supply voltage, same temperature, same frequency and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential crosspoint.
- NOTE 6: Part-to-part skew specification does not guarantee divider synchronization among devices.
- NOTE 7: If FSEL[1:0] = 00 (divide-by-one), the output duty cycle will depend on the input duty cycle.
- NOTE 8: Measured from SDA rising edge of I²C stop command.




Additive Phase Jitter

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio

of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.


Typical Phase Jitter at 156.25MHz




The input source is 156.25MHz Wenzel Oscillator.




Parameter Measurement Information




LVDS Output Load AC Test Circuit




Differential Input Level



Part-to-Part Skew



Output Skew




Pulse Skew


Output Rise/Fall Time




Parameter Measurement Information, continued




Propagation Delay



Output Duty Cycle/Pulse Width/Period



Single-Ended & Differential Input Voltage Swing



Differential Output Voltage Setup

Offset Voltage Setup



Applications Information

Differential Input with Built-In 50 Ω Termination Interface

The IN /nIN with built-in 50Ω terminations accept LVDS, LVPECL, CML and other differential signals. Both differential signals must meet the V_{IN} and V_{CMR} requirements. *Figure 4A* to *Figure 4C* show interface examples for the IN/nIN input with built-in 50Ω terminations driven by the most common driver types. The input interfaces

suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




Figure 4A. IN/nIN Input with Built-In 50 Ω driven by an LVDS Driver




Figure 4C. IN/nIN Input with Built-In 50 Ω driven by an LVPECL Driver




Figure 4B. IN/nIN Input with Built-In 50 Ω Driven by a CML Driver with Open Collector



VFQFN EPAD Thermal Release Path

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 5*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific

and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Lead frame Base Package, Amkor Technology.




Figure 5. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)

Recommendations for Unused Input and Output Pins

Inputs:

LVCMOS Control Pins

All control pins have internal pullup or pulldown resistors; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used.

Outputs:

LVDS Outputs

All unused LVDS output pairs can be either left floating or terminated with 100Ω across. If they are left floating, there should be no trace attached.



LVDS Driver Termination

For a general LVDS interface, the recommended value for the termination impedance (Z_T) is between 90Ω and $132\Omega.$ The actual value should be selected to match the differential impedance (Z_0) of your transmission line. A typical point-to-point LVDS design uses a 100Ω parallel resistor at the receiver and a 100Ω differential transmission-line environment. In order to avoid any transmission-line reflection issues, the components should be surface mounted and must be placed as close to the receiver as possible. IDT offers a full line of LVDS compliant devices with two types of output structures: current source and voltage source. The standard termination schematic as shown in *Figure 6A* can be used

with either type of output structure. *Figure 6B*, which can also be used with both output types, is an optional termination with center tap capacitance to help filter common mode noise. The capacitor value should be approximately 50pF. If using a non-standard termination, it is recommended to contact IDT and confirm if the output structure is current source or voltage source type. In addition, since these outputs are LVDS compatible, the input receiver's amplitude and common-mode input range should be verified for compatibility with the output.




Figure 6A. Standard LVDS Termination




Figure 6B. Optional LVDS Termination



Power Considerations

1. Power Dissipation.

The total power dissipation for the 8T74S208A-01 is the sum of the core power plus the power dissipated due to the load. The following is the power dissipation for $V_{DD} = 2.5V + 5\% = 2.625V$, which gives worst case results.

- Power (core)_{MAX} = $V_{DD_MAX} * I_{DD_MAX} = 2.625V * 49mA = 128.625mW$
- Power (output)_{MAX} = V_{DDO_MAX} * I_{DDO} = 2.625V * 176mA = 462mW
- Power Dissipation for Internal Termination R_T with V_T floating Power $(R_T)_{Max} = (V_{IN_MAX})^2 / R_{T_MIN} = (1.2)^2 / 80 = 18 mW$

Total Power $_{MAX}$ = (3.465V, with all outputs switching) = 128.625 + 462mW + 18mW = **608.625mW**

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

 T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 42.7°C/W per *Table 6* below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.61\text{W} * 42.7^{\circ}\text{C/W} = 111^{\circ}\text{C}$. This is below the limit of 125°C .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 6. Thermal Resistance θ_{JA} for 32-Lead VFQFN, Forced Convection

	$\theta_{\mbox{\scriptsize JA}}$ by Velocity		
Meters per Second	0	1	2.5
Multi-Layer PCB, JEDEC Standard Test Boards	42.7°C/W	37.3°C/W	33.5°C/W



Reliability Information

Table 7. $\theta_{\mbox{\scriptsize JA}}$ vs. Air Flow Table for a 32-Lead VFQFN


θ_{JA} vs. Air Flow			
Meters per Second	0	1	2.5
Multi-Layer PCB, JEDEC Standard Test Boards	42.7°C/W	37.3°C/W	33.5°C/W

Transistor Count

The transistor count for 8T74S208A-01 is 5,910.




32-Lead VFQFN Package Outline and Package Dimensions





32-Lead VFQFN Package Outline and Package Dimensions, continued





Ordering Information

Table 8. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8T74S208A-01NLGI	IDT8T74S208A-01NLGI	"Lead-Free" 32-Lead VFQFN	Tray	-40°C to 85°C
8T74S208A-01NLGI8	IDT8T74S208A-01NLGI	"Lead-Free" 32-Lead VFQFN	Tape & Reel	-40°C to 85°C

NOTE: Parts that are ordered with an "G" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

Revision History]

Revision Date	Description of Change	
August 17, 2016	 Refer to PCN# N1608-01, Effective date, November 18, 2016 New design order part number, 8T74S208C-01NLGI. 	



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.